Minimizing ISR latency and overhead

Details Minimizing ISR latency and overhead Minimizing ISR latency and overhead

2005-11-14

2008-10-07

Knoll, Clifford H (Department: 2111)

Electrical computers and digital data processing systems: input/

Interrupt processing

Multimode interrupt processing

C712S228000

Reexamination Certificate

active

07433986

ABSTRACT:
The capability to handle the 100 μs RPR interrupt and similar interrupts is provided by servicing selected interrupts outside of the operating system. This drastically reduces the latency and overhead associated with servicing the interrupt. A method of handling an interrupt in a computer system comprises receiving the interrupt at the computer system, determining whether the interrupt is a selected interrupt, and performing interrupt processing not involving an operating system of the computer system, if the interrupt is a selected interrupt.

REFERENCES:
patent: 4512017 (1985-04-01), Nici et al.
patent: 5640548 (1997-06-01), Langan et al.
patent: 5847705 (1998-12-01), Pope
patent: 5862389 (1999-01-01), Kardach et al.
patent: 6574770 (2003-06-01), Daudelin
patent: 7054972 (2006-05-01), Parry et al.
patent: 7082518 (2006-07-01), Leijten et al.
patent: 2006/0224808 (2006-10-01), Depew et al.
Davik, Fredrik et al., IEEE 802.17 Resilient Packet Ring Tutorial, Nov. 7, 2003, 7 pp. (http://www.ifi.uio.no/forskning/grupper
d/opnet/rpr—tutorial—submission.pdf, accessed Mar. 29, 2007).

Affiliated with

Also associated with

Rating

Minimizing ISR latency and overhead does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Minimizing ISR latency and overhead, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Minimizing ISR latency and overhead will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4005303