MicroTLB and micro tag for reducing power in a processor

Details MicroTLB and micro tag for reducing power in a processor MicroTLB and micro tag for reducing power in a processor

2006-10-03

2006-10-03

Nguyen, Hiep T. (Department: 2187)

Electrical computers and digital processing systems: memory

Addressing combined with specific memory configuration or...

Addressing cache memories

C711S207000

Reexamination Certificate

active

07117290

ABSTRACT:
A processor comprises a cache, a first TLB, and a tag circuit. The cache comprises a data memory storing a plurality of cache lines and a tag memory storing a plurality of tags. Each of the tags corresponds to a respective one of the cache lines. The first TLB stores a plurality of page portions of virtual addresses identifying a plurality of virtual pages for which physical address translations are stored in the first TLB. The tag circuit is configured to identify one or more of the plurality of cache lines that are stored in the cache and are within the plurality of virtual pages. In response to a hit by a first virtual address in the first TLB and a hit by the first virtual address in the tag circuit, the tag circuit is configured to prevent a read of the tag memory in the cache.

REFERENCES:
patent: 4044338 (1977-08-01), Wolf
patent: 4453212 (1984-06-01), Gaither et al.
patent: 4764861 (1988-08-01), Shibuya
patent: 4807115 (1989-02-01), Torng
patent: 4853840 (1989-08-01), Shibuya
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4912626 (1990-03-01), Fiacconi
patent: 4914582 (1990-04-01), Bryg et al.
patent: 4928223 (1990-05-01), Dao et al.
patent: 4943908 (1990-07-01), Emma et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5053631 (1991-10-01), Perlman et al.
patent: 5058048 (1991-10-01), Gupta et al.
patent: 5091851 (1992-02-01), Shelton et al.
patent: 5129067 (1992-07-01), Johnson
patent: 5136697 (1992-08-01), Johnson
patent: 5142634 (1992-08-01), Fite et al.
patent: 5148538 (1992-09-01), Celtruda et al.
patent: 5185868 (1993-02-01), Tran
patent: 5210845 (1993-05-01), Crawford et al.
patent: 5226126 (1993-07-01), McFarland et al.
patent: 5226130 (1993-07-01), Favor et al.
patent: 5230068 (1993-07-01), Van Dyke et al.
patent: 5235697 (1993-08-01), Steely, Jr. et al.
patent: 5251306 (1993-10-01), Tran
patent: 5283873 (1994-02-01), Steely, Jr. et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5345569 (1994-09-01), Tran
patent: 5381533 (1995-01-01), Peleg et al.
patent: 5412787 (1995-05-01), Forsyth et al.
patent: 5418922 (1995-05-01), Liu
patent: 5423011 (1995-06-01), Blaner et al.
patent: 5454117 (1995-09-01), Puziol et al.
patent: 5485587 (1996-01-01), Matsuo et al.
patent: 5509119 (1996-04-01), La Fetra
patent: 5530958 (1996-06-01), Agarwal et al.
patent: 5559975 (1996-09-01), Christie et al.
patent: 5619676 (1997-04-01), Fukuda et al.
patent: 5640532 (1997-06-01), Thome et al.
patent: 5651125 (1997-07-01), Witt et al.
patent: 5671444 (1997-09-01), Akkary et al.
patent: 5701435 (1997-12-01), Chi
patent: 5752069 (1998-05-01), Roberts et al.
patent: 5764946 (1998-06-01), Tran
patent: 5802594 (1998-09-01), Wong et al.
patent: 5813031 (1998-09-01), Chou et al.
patent: 5835951 (1998-11-01), McMahan
patent: 5845323 (1998-12-01), Roberts et al.
patent: 5893146 (1999-04-01), Pickett
patent: 5918245 (1999-06-01), Yung
patent: 5953748 (1999-09-01), Riordan
patent: 5956746 (1999-09-01), Wang
patent: 6016533 (2000-01-01), Tran
patent: 6016545 (2000-01-01), Mahalingaiah et al.
patent: 6065091 (2000-05-01), Green
patent: 6115792 (2000-09-01), Tran
patent: 6138225 (2000-10-01), Upton et al.
patent: 6212602 (2001-04-01), Wicki et al.
patent: 6240488 (2001-05-01), Mowry
patent: 6418521 (2002-07-01), Mathews et al.
patent: 6425055 (2002-07-01), Sager et al.
patent: 6553477 (2003-04-01), Krishna et al.
patent: 6560679 (2003-05-01), Choi et al.
patent: 6687789 (2004-02-01), Keller et al.
patent: 0381471 (1990-08-01), None
patent: 0459232 (1991-12-01), None
patent: 0467152 (1992-01-01), None
patent: 0651321 (1995-05-01), None
patent: 0675443 (1995-10-01), None
patent: 0259095 (1998-03-01), None
patent: 2 674 044 (1992-09-01), None
patent: 2263985 (1993-08-01), None
patent: 2263987 (1993-08-01), None
patent: 2281422 (1995-03-01), None
patent: 98/20421 (1998-05-01), None
“Filtering Memory References to Increase Energy Efficiency,” Kin, et al., IEEE Transactions on Computers, vol. 49, No. 1, Jan. 2000, 15 pages.
“Reducing Set-Associative Cache Energy via Way-Prediction and Selective Direct-Mapping,” Powell, et al., IEEE, 2001, pp. 54-64.
“Low Load Latency Through Sum-Addressed Memory (SAM),” Lynch, et al., Sun Microsystems, Inc., 6 pages.
“The 16kB Single-Cycle Read Access Cache on a Next-Generation 64b Itanium Microprocessor,” ISSCC 2002, Session 6, SRAM and NON-Volatile Memories, 6.6, 2 pages.
XP 000525181 Calder, et al, “Next Cache Line and Set Prediction,” Department of Computer Science, University of Colorado, 8345 Computer Architecture News, May 23, 1995, No. 2, pp. 287-296.
XP 000397920 Uchiyama, et al, “The Gmicro/500 Superscalar Microprocessor with Branch Buffers,” 8207 IEEE Micro, Oct. 13, 1993, No. 5, pp. 12-22.
Intel, “Chapter 2: Microprocessor Architecture Overview,” pp. 2-1 through 2-4, 1994.
Slater, M., “AMD's Microprocessor K5 designed to Outrun Pentium” (Microprocessor Report, vol. 8, No. 14, Oct. 24, 1994, 7 pages.
Rupley, et al, “P6: The Next Step?” PC Magazine, Sep. 12, 1995, 16 pages.
Halfhill, “AMD K6 Takes on Intel P6,” BYTE Magazine, January 1996, 4 pages.
Patterson, et al, “Computer Architecture: A Quantitative Approach,” Section 8.3, pp. 408-425, published by Morgan Kaufmann Publishers, Inc., 1990.
Holstad, S., “Tutprial Tuesday: Decoding MMX” Jan. 14, 1997, Earthlink Network, Inc. copyright 1997, 5 pages (see http://www.earthlink.net/dailey/Tuesday/MMX).
“Intel Architecture Software Developer's Manual, vol. 1: Basic Architecture”,Intel Corporation, Prospect IL, 1996, 1997, Chapter 8: Programming With The Intel MMX™ Technology, pp. 8-1 through 8-15.
“Intel MMX™ Technology—Frequently Asked Questions” 6 pages (see http://www.intel.com/drg/mmx/support/faq/htm).
Patent Abstracts of Japan, Publication No. 07334423, published Dec. 22, 1995.
Kessler et al., “Inexpensive Implementations of Set-Associativity,” Computer Architecture Conference Proceedings, Jun. 1989, pp. 131-139.
PCT International Search Report for PCT/US2004/018042 dated Mar. 23, 2005.
Choi et al., “A Low Power TLB Structure for Embedded Systems,” Computer Architecture Architecture Letters, vol. 1, Jan. 2002, (4 Pages).
Zhang et al., “Low Cost Instruction Cache Designs for Tag Comparison Elimination,” Proceedings of the 2003 International Symposium on Lower Power Electronics and Design, ISLPED'03, Aug. 25, 2003, (pp. 266-269).
Lee et al., “A Selective Filter Bank TLB System,” Proceedings of the 2003 International Symposium on Lower Power Electronics and Design, ISLPED'03, Aug. 25, 2003, (pp. 312-317).
Inoue et al., “A History-Based I-Cache for Low-Energy Multimedia Applications,” Low Power Electronics and Design, ISPLED'02, Aug. 12, 2002, (pp. 148-153).

Affiliated with

Also associated with

Rating

MicroTLB and micro tag for reducing power in a processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with MicroTLB and micro tag for reducing power in a processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MicroTLB and micro tag for reducing power in a processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3713646