Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-01-11
2010-02-02
Zarneke, David A (Department: 2891)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S026000, C438S028000, C438S613000, C228S180220, C257SE21509, C257SE33056
Reexamination Certificate
active
07655553
ABSTRACT:
A method of packing electronic devices and an apparatus thereof are disclosed herein. The method allows for usage of solder materials with a melting temperature of 180° C. or higher, such as from 210° C. to 300° C., and from 230° C. to 260° C., so as to provide reliable and robust packaging. This method is particularly useful for packaging electronic devices that are sensitive to temperatures, such as microstructures, which can be microelectromechanical devices (MEMS), such as micromirror array devices.
REFERENCES:
patent: 7282432 (2007-10-01), Tago et al.
patent: 7341880 (2008-03-01), Erchak et al.
patent: 7348193 (2008-03-01), Ouyang
patent: 7528061 (2009-05-01), Syllaios et al.
patent: 2005/0079644 (2005-04-01), Sakurada
patent: 2005/0274969 (2005-12-01), Suzuki
Brady III Wade James
Brill Charles A.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
Zarneke David A
LandOfFree
Microstructure sealing tool and methods of using the same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microstructure sealing tool and methods of using the same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microstructure sealing tool and methods of using the same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4225421