Electrical computers and digital processing systems: memory – Storage accessing and control – Access timing
Patent
1996-12-05
1999-04-20
Swann, Tod R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Access timing
711117, G06F 1200
Patent
active
058954970
ABSTRACT:
Circuits, systems and methods for operating a processor to process a plurality of sequentially arranged instructions. The method includes various steps, such as receiving (54) into a processor pipeline an instruction from the plurality of sequentially arranged instructions. Next, determines (56) whether the received instruction comprises a memory access instruction. A memory access instruction is operable to access memory information of a specifiable size. In response to determining that the received instruction comprises a memory access instruction, the method generates (58) at least one micro-operation code corresponding to the memory access instruction and it also sets (60) a tag to the at least one micro-operation code, where the set tag requests a subsequent evaluation of the specifiable size. After the tag is set, the method later detects (64, 72) the set tag and, in response to the set tag, retrieves (66, 74) a current value of the specifiable size.
REFERENCES:
patent: 4926323 (1990-05-01), Baror et al.
patent: 5148528 (1992-09-01), Fite et al.
patent: 5155817 (1992-10-01), Kishigami et al.
patent: 5167026 (1992-11-01), Murray et al.
patent: 5542058 (1996-07-01), Brown, III et al.
patent: 5581719 (1996-12-01), Stedy, Jr. et al.
patent: 5630149 (1997-05-01), Bluhm
Lake Rebecca Mapstone
Langjahr David
Swann Tod R.
Texas Instruments Incorporated
LandOfFree
Microprocessor with pipelining, memory size evaluation, micro-op does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor with pipelining, memory size evaluation, micro-op, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor with pipelining, memory size evaluation, micro-op will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2245596