Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Reexamination Certificate
2005-08-23
2005-08-23
Anderson, Matthew D. (Department: 2186)
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
C711S137000, C711S125000, C711S126000, C711S128000, C711S144000
Reexamination Certificate
active
06934811
ABSTRACT:
A cache is provided which has low power dissipation. An execution engine generates a sequential fetch signal indicating that data required at a next cycle is stored at a next location of just previously used data. A line reuse buffer is provided which stores data that is stored in a data memory of the cache and is in the same cache line as data just previously used by the execution engine. In the case where the sequential fetch signal is received and data required according to a memory request signal is stored in the same cache line of the data memory as the just previously used data, a cache controller fetches data from the line reuse buffer and controls the cache so as to stay in a stand-by mode.
REFERENCES:
patent: 5455925 (1995-10-01), Kitahara et al.
patent: 5632038 (1997-05-01), Fuller
patent: 5752045 (1998-05-01), Chen
patent: 5765002 (1998-06-01), Garner et al.
patent: 5809326 (1998-09-01), Nogami
patent: 5809531 (1998-09-01), Brabandt
patent: 5845309 (1998-12-01), Shirotori et al.
patent: 5870574 (1999-02-01), Kowalczyk et al.
patent: 5870616 (1999-02-01), Loper et al.
patent: 5974505 (1999-10-01), Kuttanna et al.
patent: 6345336 (2002-02-01), Takahashi
patent: 6535959 (2003-03-01), Ramprasad et al.
patent: 6560679 (2003-05-01), Choi et al.
patent: 6718439 (2004-04-01), Jayavant
patent: 2001/0029571 (2001-10-01), Shibayama
Bellas, N., et al., “Architectural and Compiler Techniques for Energy Reduction in High-Performance Microprocessors,” IEEE Transactions on VLSI Systems, vol. 8, No., 3, Jun. 2000, pp. 317-326.
Ghose, et al., “Reducing Power in Superscalar Processor Caches Using Subbanking Multiple Line Buffers and Bit-Line Segmentation,” Department of Computer Science, State University of New York, pp. 70-75.
Bajwa, R., et al., “Instruction Buffering to Reduce Power in Processors for Signal Processing,” IEEE Transactions on VLSI Systems, vol. 5, No. 4, Dec. 1997, pp. 417-424.
Anderson Matthew D.
Mills & Onello LLP
Patel Hetul
Samsung Electronics Co,. Ltd.
LandOfFree
Microprocessor having a low-power cache memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Microprocessor having a low-power cache memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor having a low-power cache memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3493658