Microprocessor circuits, systems, and methods for issuing succes

Details Microprocessor circuits, systems, and methods for issuing succes Microprocessor circuits, systems, and methods for issuing succes

1997-10-31

1999-09-14

Treat, William M.

Electrical computers and digital processing systems: processing

Processing control

Branching

G06F 938

Patent

active

059516798

ABSTRACT:
In a preferred method embodiment, the method operates a microprocessor (36). The method fetches (14) a short backward branch loop (34) of instructions, wherein the short backward branch loop comprises a branch instruction (SSB) and a target instruction (TR) The method also determines that the short backward branch instruction is a short backward branch instruction after fetching it. Still further, the method stores (30) a short backward branch loop of execution unit instructions. This short backward branch loop comprises a branch execution unit instruction (SSB) and a target execution unit instruction (TR). Additionally, without re-fetching the short backward branch loop after the storing step, the method also executes (22) a plurality of iterations of the short backward branch loop of execution unit instructions over a plurality of clock cycles. More specifically, for certain ones the plurality of clock cycles (clock cycle 10), the execution step executes both a first set of the execution unit instructions corresponding to a first iteration and a second set of the execution unit instructions corresponding to a second iteration, where the second iteration immediately follows the first iteration.

REFERENCES:
patent: 4876642 (1989-10-01), Gibson
patent: 5113370 (1992-05-01), Tomita
patent: 5701435 (1997-12-01), Chi
Hiraki et al., "Stage-Skip Pipeline: a Low Power Processor Architecture Using a Decoded Instruction Buffer", International Symposium on Low Power Electronics and Design, IEEE, pp. 353-358, Aug. 12-14, 1996.
Okamoto et al., "Design Considerations for 32-bit Microprocessor TX3", Compcon Spring '88. Thirty-Third IEEE Computer Society International Conference, Digest of Papers, pp. 25-29, Feb. 29-Mar. 3, 1988.
Ditzel et al., "The Hardware Architecture of the CRISP Microprocessor", 14th Annual International Symposium on Computer Architecture, ACM, pp. 309-319, Jun. 2-5, 1987.

Affiliated with

Also associated with

Rating

Microprocessor circuits, systems, and methods for issuing succes does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor circuits, systems, and methods for issuing succes, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor circuits, systems, and methods for issuing succes will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1505880