Microprocessor and method for detecting faults therein

Details Microprocessor and method for detecting faults therein Microprocessor and method for detecting faults therein

2011-06-21

2011-06-21

Chung, Phung M (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

Reexamination Certificate

active

07966538

ABSTRACT:
A method for detecting microprocessor hardware faults includes sending at least one input signal to a logic block within the microprocessor, collecting an output response to the input signal from the logic block, and determining whether the output response matches an expected output response of the logic block.

REFERENCES:
patent: 5233615 (1993-08-01), Goetz
patent: 7243283 (2007-07-01), Onodera
patent: 7424658 (2008-09-01), Ghosh Dastidar
patent: 7634702 (2009-12-01), Kim et al.
Austin et al., Making Typical Silicon Matter With Razor, IEEE, Mar. 2004, pp. 57-65.
Bower et al., Tolerating Hard Faults in Microprocessor Array Structures, International Conference on Dependable Systems and Networks (DSN), Florence, Italy, Jun. 2004, pp. 1-10.
Bower et al., A Mechanism For Online Diagnosis of Hard Faults in Microprocessors, 38th Annual International Symposium on Microarchitecture (MICRO), Barcelona, Spain, Nov. 2005, pp. 1-12.
Bradley et al., Immunotronics—Novel Finite-State-Machine Architectures With Built-In Self-Test Using Self-Nonself Differentiation, IEEE, vol. 6, No. 3, Jun. 2002, pp. 227-238.
Heath et al., A Defect-Tolerant Computer Architecture: Opportunities For Nanotechnology, Science, vol. 280, Jun. 12, 1998, pp. 1716-1721.
Weaver et al., A Fault Tolerant Approach To Microprocessor Design, DSN, Jul. 2001, pp. 1-10.
Bolchini et al., A State Encoding for Self-Checking Finite State Machines, IEEE, ASPDAC 95, Aug. 29, 1995, pp. 711-716.
Klein Osowski et al., The NanoBox Project: Exploring Fabrics Of Self-Correcting Logic Blocks For High Defect Rate Molecular Device Technologies, IEEE, ISVLSI 04, Feb. 19, 2004, pp. 1-6.
Martinez et al., Cherry: Checkpointed Early Resource Recycling In Out-Of-Order Microprocessors, Micro 02, Nov. 18, 2002, pp. 1-12.
Mitra et al., Robust System Design With Built-In Soft-Error Resilience, IEEE Computer 05, Feb. 2005, pp. 43-52.
Qureshi et al., Microarchitecture-Based Introspection: A Technique for Transient-Fault Tolerance In Microprocessors, DSN 05, Jun. 28, 2005, pp. 1-10.
Schuchman et al., Rescue: A Microarchitecture For Testability And Defect Tolerance, IEEE, ISCA 05, Jun. 4, 2005, pp. 1-12.
Shivakumar et al., Exploiting Microarchitectural Redundancy For Defect Tolerance, ICCD 03, Oct. 13, 2003, pp. 1-14.
Teodorescu et al., Swich: A Prototype for Efficient Cache-Level Checkpointing And Rollback, IEEE, Micro 06 Sep. 2006, pp. 28-40.

Affiliated with

Also associated with

Rating

Microprocessor and method for detecting faults therein does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Microprocessor and method for detecting faults therein, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Microprocessor and method for detecting faults therein will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625273