Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-05-15
2007-05-15
Lebentritt, Michael (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S239000, C438S396000, C438S782000, C257SE21008, C257SE21647, C257SE21267
Reexamination Certificate
active
10338523
ABSTRACT:
A first electrode and a doped oxide layer laterally proximate thereof are provided over a substrate. A silicon nitride layer is formed over both the doped oxide layer and the first electrode to a thickness of no greater than 80 Angstroms over at least the first electrode by low pressure chemical vapor deposition using feed gases comprising a silicon hydride, H2and ammonia. The substrate with silicon nitride layer is exposed to oxidizing conditions comprising at least 700° C. to form a silicon dioxide layer over the silicon nitride layer, with the thickness of silicon nitride over the doped oxide layer being sufficient to shield oxidizable substrate material beneath the doped oxide layer from oxidizing during the exposing. A second electrode is formed over the silicon dioxide layer and the first electrode.In one implementation, the chemical vapor depositing comprises feed gases of a silicon hydride and ammonia, with the depositing comprising increasing internal reactor temperature from below 500° C. to a maximum deposition temperature above 600° C. and starting feed of the silicon hydride into the reactor at a temperature less than or equal to 600° C. In one implementation the depositing comprises increasing internal reactor temperature from below 500° C. to a maximum deposition temperature above 600° C. using a temperature ramp rate of at least 10° C./minute from at least 500° C. to at least 600° C. Other aspects and implementations are described.
REFERENCES:
patent: 3895976 (1975-07-01), Dumas
patent: 4659413 (1987-04-01), Davis et al.
patent: 4758528 (1988-07-01), Goth et al.
patent: 4760005 (1988-07-01), Pai
patent: 4907046 (1990-03-01), Ohji et al.
patent: 5023750 (1991-06-01), Hirayama
patent: 5030476 (1991-07-01), Okamura et al.
patent: 5275976 (1994-01-01), Moslehi
patent: 5371039 (1994-12-01), Oguro
patent: 5376593 (1994-12-01), Sandhu et al.
patent: 5397748 (1995-03-01), Wantanabe et al.
patent: 5407755 (1995-04-01), Brucker et al.
patent: 5432626 (1995-07-01), Sasuga et al.
patent: 5523596 (1996-06-01), Ohi et al.
patent: 5587614 (1996-12-01), Hwang et al.
patent: 5604658 (1997-02-01), Pedder
patent: 5624865 (1997-04-01), Schuegraf et al.
patent: 5629043 (1997-05-01), Inaba
patent: 5663087 (1997-09-01), Yokozawa
patent: 5670431 (1997-09-01), Huanga et al.
patent: 5702988 (1997-12-01), Liang
patent: 5776809 (1998-07-01), Schufraf
patent: 5976990 (1999-11-01), Mercaldi et al.
patent: 6002202 (1999-12-01), Meyer et al.
patent: 6022751 (2000-02-01), Shindo et al.
patent: 6071771 (2000-06-01), Schuefraf
patent: 6087231 (2000-07-01), Xiang et al.
patent: 6100188 (2000-08-01), Lu et al.
patent: 6146959 (2000-11-01), DeBoer et al.
patent: 6204142 (2001-03-01), Thakur
patent: 6207488 (2001-03-01), Hwang et al.
patent: 6225157 (2001-05-01), Thakur et al.
patent: 6228737 (2001-05-01), Inhoue
patent: 6258690 (2001-07-01), Zenke
patent: 6316308 (2001-11-01), Thakur
patent: 6383875 (2002-05-01), Thakur
patent: 6436847 (2002-08-01), Thakur
patent: 2002/0127763 (2002-09-01), Arafa et al.
Jeon, Yongjoo, et al., “Effect of Barrier Layer on the Electrical and Reliability Characteristics of High-k Gate Dielectric Films”, IEEE, pp. 29.6.1 (1998).
Thakur, R.P.S., et al., “Rapid Thermal Processing—Manufacturing Perspective”,Mat. Res. Soc. Symp. Proc., Materials Research Society, vol. 387 (1995).
DeBoer, S.J., et al., “Thin Nitride Films: Pushing The Limits Using Rapid Thermal Processing”,Mat. Res. Soc. Symp. Proc., Materials Research Society, vol. 429 (1996).
Lebentritt Michael
Micro)n Technology, Inc.
Pompey Ron
Wells St. John P.S.
LandOfFree
Methods to form electronic devices and methods to form a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods to form electronic devices and methods to form a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods to form electronic devices and methods to form a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3802466