Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Subsequent separation into plural bodies
Reexamination Certificate
2008-05-27
2008-05-27
Lindsay, Jr., Walter (Department: 2812)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Subsequent separation into plural bodies
C438S455000, C438S478000, C438S507000, C257SE27137, C257SE27144, C257SE27161
Reexamination Certificate
active
07378331
ABSTRACT:
A method and article to provide a three-dimensional (3-D) IC wafer process flow. In some embodiments, the method and article include bonding a device layer of a multilayer wafer to a device layer of another multilayer wafer to form a bonded pair of device layers, each of the multilayer wafers including a layer of silicon on a layer of porous silicon (SiOPSi) on a silicon substrate where the device layer is formed in the silicon layer, separating the bonded pair of device layers from one of the silicon substrates by splitting one of the porous silicon layers, and separating the bonded pair of device layers from the remaining silicon substrate by splitting the other one of the porous silicon layers to provide a vertically stacked wafer.
REFERENCES:
patent: 5854123 (1998-12-01), Sato et al.
patent: 5891757 (1999-04-01), Ohno
patent: 6100570 (2000-08-01), Saito
patent: 6657295 (2003-12-01), Araki
patent: 6683663 (2004-01-01), Hadley et al.
patent: 7091108 (2006-08-01), Tolchinsky et al.
patent: 2003/0067056 (2003-04-01), Araki
List Scott R.
Shaheen Mohamad
Tolchinsky Peter G.
Yablok Irwin
Buckley Maschoff & Talwalkar LLC
Intel Corporation
Lindsay, Jr. Walter
Mustapha Abdulfattah
LandOfFree
Methods of vertically stacking wafers using porous silicon does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of vertically stacking wafers using porous silicon, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of vertically stacking wafers using porous silicon will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2796713