Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-06-02
2010-11-02
Dickey, Thomas L (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S197000, C438S142000, C257SE21540
Reexamination Certificate
active
07824983
ABSTRACT:
Methods of isolating gates in a semiconductor structure. In one embodiment, isolation is achieved using a spacer material in combination with fins having substantially vertical sidewalls. In another embodiment, etch characteristics of various materials utilized in fabrication of the semiconductor structure are used to increase an effective gate length (“Leffective”) and a field gate oxide. In yet another embodiment, a V-shaped trench is formed in the semiconductor structure to increase the Leffectiveand the field gate oxide. Semiconductor structures formed by these methods are also disclosed.
REFERENCES:
patent: 5972776 (1999-10-01), Bryant
patent: 6265282 (2001-07-01), Lane et al.
patent: 7098105 (2006-08-01), Juengling
patent: 2006/0046407 (2006-03-01), Juengling
patent: 2006/0216894 (2006-09-01), Parekh et al.
patent: 2006/0258109 (2006-11-01), Juengling
patent: 2007/0134884 (2007-06-01), Kim et al.
patent: 2008/0121970 (2008-05-01), Aritome
International Search Report for International Application No. PCT/US2009/045417 mailed Jan. 14, 2010, 4 pages.
International Written Opinion for International Application No. PCT/US2009/045417 mailed Jan. 14, 2010, 8 pages.
Dickey Thomas L
Micro)n Technology, Inc.
TraskBritt
Yushin Nikolay
LandOfFree
Methods of providing electrical isolation in semiconductor... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of providing electrical isolation in semiconductor..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of providing electrical isolation in semiconductor... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4159371