Static information storage and retrieval – Systems using particular element – Ferroelectric
Patent
1998-11-13
1999-11-02
Nelms, David
Static information storage and retrieval
Systems using particular element
Ferroelectric
G11C 1122
Patent
active
059782536
ABSTRACT:
Integrated circuit memory devices include a gate oxide insulating layer on a surface of a semiconductor substrate containing a bulk region of first conductivity type and spaced source and drain regions of second conductivity type therein extending to the surface. First and second separate control gates are also preferably provided in each unit cell and extend opposite the surface. A ferroelectric insulating layer is provided between the first and second control gates and acts as a nonvolatile data storage medium when it is polarized in a predetermined state. A floating gate is also provided having a preferred C-shape when viewed in transverse cross-section. In particular, the floating gate is provided to have a first extension disposed between the first control gate and the first electrically insulating layer and a second extension disposed between the first control gate and the ferroelectric insulating layer. The first control gate is also electrically insulated from the floating gate by a second electrically insulating layer disposed between the first control gate and the first extension and a third electrically insulating layer disposed between the first control gate and the second extension. According to a preferred aspect of the present invention, the thickness of the second electrically insulating is greater than a thickness of the third electrically insulating layer, however, the dielectric constant of the third electrically insulating layer is preferably greater than the dielectric constant of the second electrically insulating layer.
REFERENCES:
patent: 4888630 (1989-12-01), Paterson
patent: 5365094 (1994-11-01), Takasu
patent: 5412596 (1995-05-01), Hoshiba
patent: 5436490 (1995-07-01), Nakamura
patent: 5446688 (1995-08-01), Torimaru
patent: 5498888 (1996-03-01), Ozawa
patent: 5515311 (1996-05-01), Mihara
patent: 5517445 (1996-05-01), Imai et al.
patent: 5523964 (1996-06-01), McMillan et al.
patent: 5541871 (1996-07-01), Nishimura et al.
patent: 5559733 (1996-09-01), McMillan et al.
patent: 5604357 (1997-02-01), Hori
patent: 5621681 (1997-04-01), Moon
patent: 5623439 (1997-04-01), Gotoh et al.
patent: 5640345 (1997-06-01), Okuda et al.
patent: 5753946 (1998-05-01), Naiki et al.
Shiwra et al., "Proposal of a Single-Transistor-Type Ferroelectric Memory using an SOI Structure and Experimental Study on Interference Problem in Write Operation", Extended Abstracts of the 1996 International Conference of Solid State Devices and Materials, Symp.II-8, Yokohama, 1996, pp. 809-811 Note:see 5,856,688.
Nakao et al., "Study on Ferroelectric Thin Films for Application in NDRO Non-volatile Memories", Integrated Ferroelectrics, 1995, vol. 6, pp. 23-24 see 5,856,688.
Tanabe et al., "A Ferroelectric Capacitor Over Bit-Line (F-COB) Cell for High Density Nonvolatile Ferroelectric Memories", 1995 Symposium on VLSI Technology Digest of Technical Papers, pp. 123-124.
Onishi et al., "A Half-Micro Ferroelectric Memory Cell Technology With Stacked Capacitor Structure", 1994 IEEE, IEDM, 34.4.1--34.4.4, pp. 843-846 see 5,856, 688.
Choi Chang-Hoon
Lee Keun-Ho
Nelms David
Phung Anh
Samsung Electronics Co,. Ltd.
LandOfFree
Methods of operating integrated circuit memory devices having no does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of operating integrated circuit memory devices having no, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of operating integrated circuit memory devices having no will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2144331