Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2003-12-26
2004-10-19
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S607000
Reexamination Certificate
active
06806150
ABSTRACT:
TECHNICAL FIELD
The present disclosure relates to semiconductors and, more particularly, to methods of manufacturing semiconductor memory devices.
BACKGROUND
In general, a memory device is an element for storing data which is retrieved from the memory device and used when necessary. The memory device mainly includes a semiconductor memory device such as a dynamic random access memory (“DRAM”), a magnetic disk, an optical disk, and the like. The semiconductor memory device is compact, highly reliable, and inexpensive and can operate at a relatively high speed; therefore, it has been widely used as a main memory in a computer and as a buried memory and a cache memory in a microprocessor.
The DRAM, a typical nonvolatile memory, includes a word line driven by a row address, a bit line driven by a column address, a cell transistor connected to the word line and the bit line, and a capacitor connected to the cell transistor, in which data is recorded.
For example, U.S. Pat. No. 6,562,679 discloses a method for forming a storage electrode of a capacitor by depositing an insulator layer on a substrate, patterning a contact hole, depositing a polysilicon into the contact hole, depositing a oxide layer, and patterning and filling a conductive material, sequentially. U.S. Pat. No. 6,436,758 discloses a method for forming a storage electrode by performing a patterning process twice times.
However, as semiconductor devices have been developed and applications thereof have been expanded, research and development for high integration of the semiconductor memory device has steadily been progressed. Further, as the semiconductor devices become scaled down due to development of a miniaturizing technique, a line width of a gate electrode of a cell transistor or a bit line and a junction depth of a source/drain are decreased, thereby causing a short channel effect that deteriorates a punch-through between the source and the drain. In addition, a contact electrode connected to such line is also getting smaller and, therefore, a size of a contact hole is getting smaller, so that a contact manufacturing process for forming the contacts or contact plugs by depositing a conductive material into the contact holes comes to have limitations when the contact holes are formed in the highly integrated semiconductor memory device.
REFERENCES:
patent: 4436758 (1984-03-01), Thompson
patent: 5116780 (1992-05-01), Samata et al.
patent: 5753555 (1998-05-01), Hada
patent: 5913135 (1999-06-01), Chen
patent: 5946570 (1999-08-01), Kasai et al.
patent: 6177320 (2001-01-01), Cho et al.
patent: 6472303 (2002-10-01), Weon et al.
patent: 6521508 (2003-02-01), Cheong et al.
patent: 6562679 (2003-05-01), Lee et al.
patent: 2001/0040292 (2001-11-01), Hahn et al.
patent: 2004/0043595 (2004-03-01), Lee et al.
patent: 2001230320 (2001-08-01), None
patent: 2001244215 (2001-09-01), None
Dongbu Electronics Co. Ltd.
Grossman & Flight LLC
Kennedy Jennifer M.
LandOfFree
Methods of manufacturing semiconductor memory devices with... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of manufacturing semiconductor memory devices with..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of manufacturing semiconductor memory devices with... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3289141