Semiconductor device manufacturing: process – Making passive device – Stacked capacitor
Reexamination Certificate
2008-05-20
2008-05-20
Zarneke, David A (Department: 2891)
Semiconductor device manufacturing: process
Making passive device
Stacked capacitor
Reexamination Certificate
active
07375003
ABSTRACT:
In a method of manufacturing a semiconductor device including a capacitor, a first mold layer is formed on a semiconductor substrate. The first mold layer is partially etched to form a first mold layer pattern including an opening for a capacitor. A first lower electrode layer is formed on the first mold layer pattern. A second lower electrode layer including a plurality of first pores is formed on the first lower electrode layer and in the opening. Upper portions of the first lower electrode layer and the second lower electrode layer are removed to form a first lower electrode and a second lower electrode in the opening. A dielectric layer and an upper electrode are successively formed on the first lower electrode and the second lower electrode. Therefore, a capacitor having an enhanced capacitance may be obtained.
REFERENCES:
patent: 5877052 (1999-03-01), Lin et al.
patent: 6194281 (2001-02-01), Kang et al.
patent: 6946356 (2005-09-01), Shin et al.
patent: 2004/0043577 (2004-03-01), Hill
patent: 1996-0019709 (1996-06-01), None
patent: 10-0252211 (2000-01-01), None
Kim Jin-Sung
Lee Kyung-Woo
Lee Yeong-Cheol
Park Hwan-Shik
Park Sang-Jun
F. Chau & Associates LLC.
Samsung Electronics Co,. Ltd.
Wagner Jenny L
Zarneke David A
LandOfFree
Methods of manufacturing a semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of manufacturing a semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of manufacturing a semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2814624