Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Incorporating resilient component
Reexamination Certificate
2005-09-20
2005-09-20
Pert, Evan (Department: 2826)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Incorporating resilient component
C029S829000, C029S832000
Reexamination Certificate
active
06946329
ABSTRACT:
A flexible, compliant layer of a single low modulus material for connecting a chip die directly to a circuit card without encapsulation. The flexible compliant layer provides stress relief caused by CTE thermal mismatch in chip die and circuit card. An array of copper plated vias are formed in said compliant layer with each via terminating on opposing surfaces of the layer in copper pads. Rather than copper, other metals, such as gold or nickel, may also be used. An array of holes may be positioned between said array of vias to provide additional resiliency. The plated vias may be angled with respect to said opposing surfaces to allow additional vertical and horizontal stress relief. Connection of the pads on one surface to high melt C-4 solder balls or columns on a chip die results in solder filled vias. Low melt solder connection of the pads on the other surface to a circuit card allows non-destructive rework of the cards.
REFERENCES:
patent: 4937707 (1990-06-01), McBride et al.
patent: 4954878 (1990-09-01), Fox et al.
patent: 5065227 (1991-11-01), Frankeny et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5362656 (1994-11-01), McMahon
patent: 5386341 (1995-01-01), Olson et al.
patent: 5517754 (1996-05-01), Beilstein, Jr. et al.
patent: 5530288 (1996-06-01), Stone
patent: 5553769 (1996-09-01), Ellerson et al.
patent: 5567654 (1996-10-01), Beilstein, Jr. et al.
patent: 5770476 (1998-06-01), Stone
patent: 5781413 (1998-07-01), Howell et al.
patent: 5926029 (1999-07-01), Ference et al.
patent: 5953816 (1999-09-01), Pai et al.
patent: 6050832 (2000-04-01), Lee et al.
patent: 6258627 (2001-07-01), Benenati et al.
patent: 63307768 (1987-06-01), None
IBM Technical Disclosure Bulletin, R.L. Imken, et al., entitled “Interposer for Direct Chip Attach or Surface Mount Array Devices” vol. 36, No. 7, Jul. 1993, pp. 137.
Pierson Mark Vincent
Sweterlitsch Jennifer Rebecca
Woychik Charles Gerard
Youngs, Jr. Thurston Bryce
Jordan John A.
Steinberg William H.
LandOfFree
Methods of making and using a floating interposer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of making and using a floating interposer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of making and using a floating interposer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3449206