Methods of forming SRAM constructions

Details Methods of forming SRAM constructions Methods of forming SRAM constructions

2008-04-15

2008-04-15

Rose, Kiesha (Department: 4176)

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

C257SE27098, C257SE21661, C257S288000, C257S347000, C257S348000, C438S621000, C438S348000, C438S517000, C438S197000

Reexamination Certificate

active

07358131

ABSTRACT:
The invention includes SRAM constructions comprising at least one transistor device having an active region extending into a crystalline layer comprising Si/Ge. A majority of the active region within the crystalline layer is within a single crystal of the crystalline layer, and in particular aspects an entirety of the active region within the crystalline layer is within a single crystal of the crystalline layer. The SRAM constructions can be formed in semiconductor on insulator assemblies, and such assemblies can be supported by a diverse range of substrates, including, for example, glass, semiconductor substrates, metal, insulative materials, and plastics. The invention also includes electronic systems comprising SRAM constructions.

REFERENCES:
patent: 4764480 (1988-08-01), Vora
patent: 5348903 (1994-09-01), Pfiester et al.
patent: 5352916 (1994-10-01), Kiyono et al.
patent: 5401670 (1995-03-01), Yen
patent: 5836007 (1998-11-01), Clinton et al.
patent: 5891244 (1999-04-01), Kim et al.
patent: 5956591 (1999-09-01), Fulford, Jr.
patent: 6037198 (2000-03-01), Park et al.
patent: 6059895 (2000-05-01), Chu et al.
patent: 6204608 (2001-03-01), Song et al.
patent: 6278186 (2001-08-01), Lowther et al.
patent: 6326667 (2001-12-01), Sugiyama et al.
patent: 6410371 (2002-06-01), Yu et al.
patent: 6424011 (2002-07-01), Assaderaghi et al.
patent: 6479905 (2002-11-01), Song
patent: 6559021 (2003-05-01), Houghton et al.
patent: 6593624 (2003-07-01), Walker
patent: 6613628 (2003-09-01), Zheng et al.
patent: 6649980 (2003-11-01), Noguchi
patent: 6674100 (2004-01-01), Kubo et al.
patent: 6703265 (2004-03-01), Asami et al.
patent: 6713810 (2004-03-01), Bhattacharyya
patent: 6723541 (2004-04-01), Sugii et al.
patent: 6759712 (2004-07-01), Bhattacharyya
patent: 6768156 (2004-07-01), Bhattacharyya
patent: 6800892 (2004-10-01), Bhattacharyya
patent: 6812504 (2004-11-01), Bhattacharyya
patent: 6845034 (2005-01-01), Bhattacharyya
patent: 6873015 (2005-03-01), Bhattacharyya
patent: 6882010 (2005-04-01), Bhattacharyya
patent: 6888750 (2005-05-01), Walker
patent: 6900667 (2005-05-01), Bhattacharyya
patent: 6998683 (2006-02-01), Bhattacharyya
patent: 7026690 (2006-04-01), Bhattacharyya
patent: 7042052 (2006-05-01), Bhattacharyya
patent: 2003/0030091 (2003-02-01), Bulsara et al.
patent: 2003/0052334 (2003-03-01), Lee et al.
Ono, K. et al., “Analysis of Current-Voltage Characteristics in Polysilicon TFTs for LCDs”, IEDM Tech. Digest, 1988, pp. 256-259.
Yamauchi, N. et al., “Drastically Improved Performance in Poly-Si TFTs with Channel Dimensions Comparable to Grain Size”, IEDM Tech. Digest, 1989, pp. 353-356.
King, T. et al, “A Low-Temperature (≧550° C.) Silicon-Germanium MOS Thin-Film Transistor Technology for Large-Area Electronics”, IEDM Tech. Digest, 1991, pp. 567-570.
Kuriyama, H. et al., “High Mobility Poly-Si TFT by a New Excimer Laser Annealing Method for Large Area Electronics”, IEDM Tech. Digest, 1991, pp. 563-566.
Jeon, J. et al., “A New Poly-Si TFT with Selectively Doped Channel Fabricated by Novel Excimer Laser Annealing”, IEDM Tech. Digest, 2000, pp. 213-216.
Kim, C.H. et al., “A New High-Performance Poly-Si TFT by Simple Excimer Laser Annealing on Selectively Floating a-Si Layer”, IEDM Tech. Digest, 2001, pp. 751-754.
Hara, A. et al, “Selective Single-Crystalline-Silicon Growth at the Pre-Defined Active Regions of TFTs on a Glass by a Scanning CW Layer Irradiation”, IEDM Tech. Digest, 2000, pp. 209-212.
Hara, A. et al., “High Performance Poly-Si TFTs on a Glass by a Stable Scanning CW Laser Lateral Crystallization”, IEDM Tech. Digest, 2001, pp. 747-750.
Jagar, S. et al., “Single Grain Thin-Fim-Transistor (TFT) with SOI CMOS Performance Formed by Metal-Induced-Lateral-Crystallization”, IEDM Tech. Digest, 1999, p. 293-296.
Gu, J. et al., “High Performance Sub-100 nm Si Thin-Film Transistors by Pattern-Controlled Crystallization of Thin Channel Layer and High Temperature Annealing”, DRC Conference Digest, 2002, pp. 49-50.
Kesan, V. et al., “High Performance 0.25μm p-MOSFETs with Silicon- Germanium Channels for 300K and 77K Operation”, IEDM Tech. Digest, 1991, pp. 25-28.
Garone, P.M. et al., “Mobility Enhancement and Quantum Mechanical Modeling in GexSi1−xChannel MOSFETs from 90 to 300K”, IEDM Tech. Digest, 1991, pp. 29-32.
Feder, B.J., “I.B.M. Finds Way to Speed Up Chips”, The New York Times, Jun. 8, 2001, reprinted from http://www.nytimes.com/2001/06/08 /technology/08BLUE.html, 2 pgs.
Rim, K. et al., “Strained Si NMOSFET's for High Performance CMOS Technology”, 2001 Sympos. on VLSI Tech. Digest of Technical Papers, p. 59-60.
Li, P. et al., “Design of High Speed Si/SiGe Heterojunction Complementary MOSFETs with Reduced Short-Channel Effects”, Natl. Central University, ChungLi, Taiwan, ROC, Aug. 2001, Contract No. NSC 89-2215-E-008-049, National Science Council of Taiwan., pp. 1, 9.
Ernst, T. et al., “Fabrication of a Novel Strained SiGe:C-channel Planar 55 nm nMOSFET for High-Performance CMOS”, 2002 Sympos. on VLSI Tech. Digest of Technical Papers, pp. 92-93.
Rim, K. et al., “Characteristics and Device Design of Sub-100 nm Strained SiN- and PMOSFETs”, 2002 Sympos. on VLSI Tech. Digest of Technical Papers, pp. 98-99.
Belford, R.E. et al., “Performance-Augmented CMOS Using Back-End Uniaxial Strain”, DRC Conf. Digest, 2002, pp. 41-42.
Shima, M. et al., “<100> Channel Strained-SiGe p-MOSFET with Enhanced Hole Mobility and Lower Parasitic Resistance”, 2002 Sympos. on VLSI Tech. Digest of Technical Papers, pp. 94-95.
Nayfeh, H.M. et al., “Electron Inversion Layer Mobility in Strained-Si n-MOSFET's with High Channel Doping Concentration Achieved by Ion Implantation”, DRC Conf. Digest, 2002, pp. 43-44.
Bae, G.J. et al., “A Novel SiGe-Inserted SOI Structure for High Performance PDSOI CMOSFET”, IEDM Tech. Digest, 2000, pp. 667-670.
Cheng, Z. et al., “SiGe-on-Insulator (SGOI): Substrate Preparation and MOSFET Fabrication for Electron Mobility Evaluation” and conference outline, MIT Microsystems, Tech. Labs, Cambridge, MA, 2001 IEEE Internatl. SOI Conf., Oct. 2001, pp. 13-14, 3-pg. outline.
Huang, L.J. et al., “Carrier Mobility Enhancement in Strained Si-on-Insulator Fabricated by Wafer Bonding”, 2001 Sympos. on VLSI Tech. Digest of Technical Papers, pp. 57-58.
Mizuno, T. et al., “High Performance CMOS Operation of Strained-SOI MOSFETs Using Thin Film SiGe-on-Insulator Substrate”, 2002 Sympos. on VLSI Tech. Digest of Technical Papers, p. 106-107.
Tezuka, T. et al., “High-Performance Strained Si-on-Insulator MOSFETs by Novel Fabrication Processes Utilizing Ge-Condensation Technique”, 2002 VLSI Tech. Digest of Technical Papers, pp. 96-97.
Takagi, S., “Strained-Si- and SiGe-on-Insulator (Strained SOI and SGOI) MOSFETs for High Performance/Low Power CMOS Application”, DRC Conf. Digest, 2002, pp. 37-40.
“IBM Builds World's Fastest Communications Microchip”, Reuters U.S. Company News, Feb. 25, 2002, reprinted from http://activequote300.fidelity.com/rtrnews/ individual—n.../..., 1 pg.
Markoff, J., “I.B.M. Circuits are Now Faster and Reduce Use of Power”, The New York Times, Feb. 25, 2002, reprinted Mar. 20, 2002 from http://story.news.yahoo.com/ news?tmpl=story&u=
yt/20020225/..., 1 pg.
Park, J.S. et al., “Normal Incident SiGe/Si Multiple Quantum Well Infrared Detector”, IEDM Tech. Digest, 1991, pp. 749-752.
Current, M.I. et al., “Atomic-Layer Cleaving with SixGeyStrain Layers for Fabrication of Si and Ge-Rich SOI Device Layers”, 2001 IEEE Internatl. SOI Conf. Oct. 2001, pp. 11-12.
Bhattacharyya, A., “The Role of Microelectronic Integration in Environmental Control: A Perspective”, Mat. Res. Soc. Symp. Proc. vol. 344, 1994, pp. 281-293.
My

Affiliated with

Also associated with

Rating

Methods of forming SRAM constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming SRAM constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming SRAM constructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2772651