Semiconductor device manufacturing: process – Coating of substrate containing semiconductor region or of... – By reaction with substrate
Reexamination Certificate
2006-07-14
2010-06-01
Ghyka, Alexander G (Department: 2812)
Semiconductor device manufacturing: process
Coating of substrate containing semiconductor region or of...
By reaction with substrate
C438S212000, C438S765000, C257SE21055
Reexamination Certificate
active
07727904
ABSTRACT:
Methods of forming an oxide layer on silicon carbide include thermally growing an oxide layer on a layer of silicon carbide, and annealing the oxide layer in an environment containing NO at a temperature greater than 1175° C. The oxide layer may be annealed in NO in a silicon carbide tube that may be coated with silicon carbide. To form the oxide layer, a preliminary oxide layer may be thermally grown on a silicon carbide layer in dry O2, and the preliminary oxide layer may be re-oxidized in wet O2.
REFERENCES:
patent: 3924024 (1975-12-01), Naber et al.
patent: 4069058 (1978-01-01), Washburn
patent: 4466172 (1984-08-01), Batra
patent: 4875083 (1989-10-01), Palmour
patent: 5030600 (1991-07-01), Hida et al.
patent: 5114887 (1992-05-01), Sekine et al.
patent: 5170231 (1992-12-01), Fujii et al.
patent: 5170455 (1992-12-01), Goossen et al.
patent: 5184199 (1993-02-01), Fujii et al.
patent: 5479316 (1995-12-01), Smrtic et al.
patent: 5506421 (1996-04-01), Palmour et al.
patent: 5510630 (1996-04-01), Agarwal
patent: 5554204 (1996-09-01), Kotaka et al.
patent: 5587870 (1996-12-01), Anderson et al.
patent: 5726463 (1998-03-01), Brown et al.
patent: 5739564 (1998-04-01), Kosa et al.
patent: 5763905 (1998-06-01), Harris
patent: 5837572 (1998-11-01), Gardner et al.
patent: 5877045 (1999-03-01), Kapoor
patent: 5885870 (1999-03-01), Maiti et al.
patent: 5939763 (1999-08-01), Hao et al.
patent: 5960289 (1999-09-01), Tsui et al.
patent: 5972801 (1999-10-01), Lipkin et al.
patent: 6025608 (2000-02-01), Harris et al.
patent: 6028012 (2000-02-01), Wang
patent: 6048766 (2000-04-01), Gardner et al.
patent: 6054352 (2000-04-01), Ueno
patent: 6063698 (2000-05-01), Tseng et al.
patent: 6096607 (2000-08-01), Ueno
patent: 6100169 (2000-08-01), Suvorov et al.
patent: 6107142 (2000-08-01), Suvorov et al.
patent: 6117735 (2000-09-01), Ueno
patent: 6136728 (2000-10-01), Wang
patent: 6165822 (2000-12-01), Okuno et al.
patent: 6171905 (2001-01-01), Morita et al.
patent: 6190973 (2001-02-01), Berg et al.
patent: 6204203 (2001-03-01), Narwanker et al.
patent: 6211035 (2001-04-01), Moise et al.
patent: 6221700 (2001-04-01), Okuno et al.
patent: 6228720 (2001-05-01), Kitabatake et al.
patent: 6238967 (2001-05-01), Shiho et al.
patent: 6239463 (2001-05-01), Williams et al.
patent: 6246076 (2001-06-01), Lipkin et al.
patent: 6261976 (2001-07-01), Dong
patent: 6297172 (2001-10-01), Kashiwagi
patent: 6316791 (2001-11-01), Schorner et al.
patent: 6342748 (2002-01-01), Nakamura et al.
patent: 6344663 (2002-02-01), Slater, Jr. et al.
patent: 6444542 (2002-09-01), Moise et al.
patent: 6455892 (2002-09-01), Okuno et al.
patent: 6524877 (2003-02-01), Nakazawa et al.
patent: 6559068 (2003-05-01), Alok et al.
patent: 6593620 (2003-07-01), Hshieh et al.
patent: 6600138 (2003-07-01), Hauf et al.
patent: 6610366 (2003-08-01), Lipkin
patent: 6632747 (2003-10-01), Niimi et al.
patent: 6707011 (2004-03-01), Tay et al.
patent: 6767843 (2004-07-01), Lipkin et al.
patent: 7022378 (2006-04-01), Das et al.
patent: 7067176 (2006-06-01), Das et al.
patent: 2002/0102358 (2002-08-01), Das et al.
patent: 2002/0172774 (2002-11-01), Lipkin
patent: 2003/0143863 (2003-07-01), Chen et al.
patent: 2004/0219800 (2004-11-01), Tognetti
patent: 2006/0030163 (2006-02-01), Vaartstra
patent: 1478302 (2004-02-01), None
patent: 1531744 (2004-09-01), None
patent: 1606140 (2005-04-01), None
patent: 198 09 554 (1998-09-01), None
patent: 19900171 (2000-12-01), None
patent: 10036208 (2002-02-01), None
patent: 0 637 069 (1995-02-01), None
patent: 0 637 069 (2001-01-01), None
patent: 1 523 032 (2005-04-01), None
patent: 64-008633 (1989-01-01), None
patent: 03-157974 (1991-07-01), None
patent: 06-232402 (1994-08-01), None
patent: 7-221038 (1995-08-01), None
patent: 07221038 (1995-08-01), None
patent: 08-264766 (1996-10-01), None
patent: 09-205202 (1997-08-01), None
patent: 11-191559 (1999-07-01), None
patent: 11-238742 (1999-08-01), None
patent: 11-261061 (1999-09-01), None
patent: 11-266017 (1999-09-01), None
patent: 11-274487 (1999-10-01), None
patent: 2000-049167 (2000-02-01), None
patent: 2000-082812 (2000-03-01), None
patent: 2000-252461 (2000-09-01), None
patent: 2001-060067 (2001-03-01), None
patent: 2000-106371 (2001-04-01), None
patent: WO 97/17730 (1997-05-01), None
patent: WO 97/39485 (1997-10-01), None
patent: WO 98/02924 (1998-01-01), None
patent: WO 99/63591 (1999-12-01), None
patent: WO 00/13236 (2000-03-01), None
patent: WO 03/003435 (2003-01-01), None
Chung et al. “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”IEEE Electron Device Letters 22(4)176-178 (2001).
International Search Report and Written Opinion for PCT/US2006/035285; date of mailing Jan. 22, 2007.
Matin et al. “A Self-Aligned Process for High-Voltage, Short-Channel Vertical DMOSFETs in 4H-SiC”IEEE Transactions on Electron Devices 51(10):1721-1725 (2004).
McDonald et al. “Comparison of nitrogen incorporation in SiO2/SiC and SiO2/Si structures”Applied Physics Letters 76(5):568-570 (2000).
Ryu et al. “Design and Process Issues for Silicon Carbide Power DiMOSFETS”Mat. Res. Soc. Symp. 640:H4.5.1-H4.5.6 (2001).
Yano et al. “High Temperature NO Annealing of Deposited SiO2and SiON Films on N-type 4H-SiC”Materials Science Forum 483-485:685-688 (2005).
Bhatnagar et al. “Comparison of 6H-SiC, 3C-SiC, and Si for Power Devices”IEE Transactions on Electron Devices, vol. 40(3), Mar. 1993.
Chung et al. “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”IEEE Electron Device Lettersvol. 22(4), Apr. 2001.
Chung, G.Y. et al, “Improved Inversion Channel Mobility for 4H-SiC MOSFETs Following High Temperature Anneals in Nitric Oxide”, IEEE Electron Device Letters, 22:4, pp. 176-178 (Apr. 2001).
McDonald, K. et al., “Comparison of nitrogen incorporation in SiO2/SiC and SiO2/Si structures”, Applied Physics letters, 76:5, pp. 568-570 (Jan. 31, 2000).
A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, and C.D. Brandt, “1400 V 4H-SiC Power MOSFET's;” Materials Science Forum vols. 264-268, pp. 989-992, 1998.
A.K. Agarwal, J.B. Casady, L.B. Rowland, W.F. Valek, M.H. White, and C.D. Brandt, “1.1 kV 4H-SiC Power UMOSFET's,”IEEE Electron Device Letters, vol. 18, No. 12, pp. 586-588, Dec. 1997.
A.K. Agarwal, N.S. Saks, S.S. Mani, V.S. Hegde and P.A. Sanger, “Investigation of Lateral RESURF, 6H-SiC MOSFETs,”Materials Science Forum, vols. 338-342, pp. 1307-1310, 2000.
A.K. Agarwal, S. Seshadri, and L. B. Rowland, “Temperature Dependence of Fowler-Nordheim Current in 6H-and 4H-SiC MOS Capacitors.”IEEE Electron Device Letters, vol. 18, No. 12, Dec. 1997, pp. 592-594.
A.V. Suvorov, L.A. Lipkin, G.M. Johnson, R. Singh and J.W. Palmour, “4H-SiC Self-Aligned Implant-Diffused Structure for Power DMOSFETs,”Materials Science Forumvols. 338-342, pp. 1275-1278, 2000.
Agarwal et al. “A Critical Look at the Performance Advantages and Limitations of 4H-SiC Power UMOSFET Structures,”1996 IEEE ISPSD and IC's Proc., May 20-23, 1996, pp. 119-122.
Agarwal et al. “Temperature Dependence of Fowler-Nordheim Current in 6H-and 4H-SiC MOS Capacitors,”IEEE Electron Device Letters. vol. 18, No. 12, Dec. 1997, pp. 592-594.
Chakraborty et al. “Interface Properties of N2O-annealed SiO2/SiC system,”Proceedings IEEE Hong Kong Electron Devices Meeting. Jun. 24, 2000, pp. 108-111.
Chang et al. “Observation of a Non-stoichiometric Layer at the Silicon Dioxide—Silicon Carbide Interface: Effect of Oxidation Temperature and Post-Oxidation Processing Conditions,”Mat. Res. Soc. Symp. Proc.vol. 640, 2001.
Chung et al., “Effects of Anneals in Ammonia on the Interface Trap Density Near the Band Edges in 4H-Silicon Carbide Metal-Oxide-Semiconductor Capacitors”,Applied Physics Letters, vol. 77, No. 22, Nov. 27, 2000, pp. 3601-3603.
Cho et al. “Improvement of charge t
Das Mrinal K.
Hull Brett
Krishnaswami Sumi
Cree Inc.
Ghyka Alexander G
Myers Bigel & Sibley & Sajovec
LandOfFree
Methods of forming SiC MOSFETs with high inversion layer... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming SiC MOSFETs with high inversion layer..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming SiC MOSFETs with high inversion layer... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4231889