Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-03-07
2009-06-09
Monbleau, Davienne (Department: 2893)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S229000
Reexamination Certificate
active
07544559
ABSTRACT:
The invention includes methods of forming PMOS transistors and NMOS transistors. The NMOS transistors can be formed to have a thin silicon-containing material between a pair of metal nitride materials, while the PMOS transistors are formed to have the metal nitride materials directly against one another. The invention also includes constructions which contain an NMOS transistor gate stack having a thin silicon-containing material between a pair of metal nitride materials. The silicon-containing material can, for example, consist of silicon, conductively-doped silicon, or silicon oxide; and can have a thickness of less than or equal to about 30 angstroms.
REFERENCES:
patent: 5665615 (1997-09-01), Anmo
patent: 6265292 (2001-07-01), Parat et al.
Ananthan Venkatesan
Ramaswamy D. V. Nirmal
Harrison Monica D
Micron Technolog, Inc.
Monbleau Davienne
Wells St. John P.S.
LandOfFree
Methods of forming semiconductor constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming semiconductor constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor constructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4070343