Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-07-17
2007-07-17
Chaudhari, Chandra (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C257S303000, C257SE21647
Reexamination Certificate
active
11375696
ABSTRACT:
The invention encompasses a method of forming a silicon nitride layer. A substrate is provided which comprises a first mass and a second mass. The first mass comprises silicon and the second mass comprises silicon oxide. A sacrificial layer is formed over the first mass. While the sacrificial layer is over the first mass, a nitrogen-containing material is formed across the second mass. After the nitrogen-containing material is formed, the sacrificial layer is removed. Subsequently, a silicon nitride layer is formed to extend across the first and second masses, with the silicon nitride layer being over the nitrogen-containing material. Also, a conductivity-enhancing dopant is provided within the first mass. The invention also pertains to methods of forming capacitor constructions.
REFERENCES:
patent: 5492852 (1996-02-01), Minami
patent: 5508222 (1996-04-01), Sakao
patent: 5851876 (1998-12-01), Jenq
patent: 5858831 (1999-01-01), Sung
patent: 5874335 (1999-02-01), Jenq et al.
patent: 5981337 (1999-11-01), Chuang
patent: 6040629 (2000-03-01), Shimizu et al.
patent: 6146937 (2000-11-01), Hong
patent: 6156594 (2000-12-01), Gris
patent: 6165839 (2000-12-01), Lee et al.
patent: 6180483 (2001-01-01), Linliu
patent: 6291279 (2001-09-01), Hsiao et al.
patent: 6329264 (2001-12-01), Wu
patent: 6355182 (2002-03-01), Thakur et al.
patent: 6391710 (2002-05-01), Moore et al.
patent: 6423608 (2002-07-01), Kim
patent: 6429493 (2002-08-01), Asahina et al.
patent: 6489195 (2002-12-01), Hwang et al.
patent: 6548346 (2003-04-01), Hong
patent: 6730563 (2004-05-01), Matsumura
patent: 6825520 (2004-11-01), Shue et al.
patent: 2001/0000492 (2001-04-01), Figura
patent: 2003/0203569 (2003-10-01), Shin et al.
patent: 0 843 355 (1998-05-01), None
Ping Er-Xuan
Yin Zhiping
Chaudhari Chandra
Micro)n Technology, Inc.
Wells St. John P.S.
Yevsikov Victor V.
LandOfFree
Methods of forming semiconductor constructions does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming semiconductor constructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming semiconductor constructions will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3806390