Methods of forming power semiconductor devices having merged spl

Details Methods of forming power semiconductor devices having merged spl Methods of forming power semiconductor devices having merged spl

1998-06-05

2000-09-19

Quach, T. N.

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438270, 438527, 438549, H01L 21336

Patent

active

061210897

ABSTRACT:
Methods of forming power semiconductor devices having merged split-well body regions include the steps of forming a semiconductor substrate containing a drift region of first conductivity type (e.g., N-type) therein extending to a first face thereof. First and second split-well body regions of second conductivity type (e.g., P-type) may also be formed at spaced locations in the drift region. First and second source regions of first conductivity type are also formed in the first and second split-well body regions, respectively. A central body/contact region of second conductivity type is also formed in the drift region, at a location intermediate the first and second split-well body regions. The central body/contact region preferably forms non-rectifying junctions with the first and second split-well body regions and a P-N rectifying junction with the drift region at a central junction depth which is less than the maximum well junction depths of the split-well body regions. First and second insulated gate electrodes may also be formed on the first face, opposite respective portions of the first and second split-well regions. Proper choice of drift region resistivity and implant conditions can be used to form a preferred dumbbell-shaped body region and move the location of breakdown within the device to a location which facilitates decoupling of device characteristics. A drift region extension of relatively high conductivity can also be provided along the bottom of the central body region to further limit the degree of coupling between device characteristics.

REFERENCES:
patent: 4587713 (1986-05-01), Goodman et al.
patent: 4835586 (1989-05-01), Cogan et al.
patent: 4980740 (1990-12-01), Pattanayak et al.
patent: 5034336 (1991-07-01), Seki
patent: 5057884 (1991-10-01), Suzuki et al.
patent: 5089864 (1992-02-01), Sakurai
patent: 5095343 (1992-03-01), Klodzinski et al.
patent: 5136349 (1992-08-01), Yilmaz et al.
patent: 5160985 (1992-11-01), Akiyama
patent: 5168331 (1992-12-01), Yilmaz
patent: 5170239 (1992-12-01), Hagino
patent: 5171705 (1992-12-01), Choy
patent: 5198687 (1993-03-01), Baliga
patent: 5245202 (1993-09-01), Yasukazu
patent: 5304821 (1994-04-01), Hagino
patent: 5323036 (1994-06-01), Neilson et al.
patent: 5326993 (1994-07-01), Iwamuro
patent: 5338961 (1994-08-01), Lidow et al.
patent: 5349212 (1994-09-01), Seki
patent: 5396087 (1995-03-01), Baliga
patent: 5397905 (1995-03-01), Otsuki et al.
patent: 5468668 (1995-11-01), Neilson et al.
patent: 5471075 (1995-11-01), Shekar et al.
patent: 5485023 (1996-01-01), Sumida
patent: 5488236 (1996-01-01), Baliga et al.
patent: 5548133 (1996-08-01), Kinzer
patent: 5668026 (1997-09-01), Lin et al.
patent: 5702961 (1997-12-01), Park
patent: 5742076 (1998-04-01), Sridevan et al.
patent: 5753942 (1998-05-01), Seok

Affiliated with

Also associated with

Rating

Methods of forming power semiconductor devices having merged spl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming power semiconductor devices having merged spl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming power semiconductor devices having merged spl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1072158