Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-09-18
2007-09-18
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S240000, C438S381000, C438S396000, C257S306000, C257S310000, C257S532000
Reexamination Certificate
active
11203347
ABSTRACT:
Methods of forming MIM comprise forming a lower electrode on a semiconductor substrate, forming a lower dielectric layer on the lower electrode, and forming an upper dielectric layer on the lower dielectric layer. The lower dielectric layer may be formed of dielectrics having larger energy band gap than that of the upper dielectric layer. An upper electrode is formed on the upper dielectric layer. The upper electrode may be formed of a metal layer having a higher work function than that of the lower electrode.
REFERENCES:
patent: 6586792 (2003-07-01), Ahn et al.
patent: 6897106 (2005-05-01), Park et al.
patent: 7153786 (2006-12-01), Kim et al.
patent: 2005/0141168 (2005-06-01), Lee et al.
patent: 2005/0260357 (2005-11-01), Olsen et al.
patent: 1020030073934 (2003-09-01), None
patent: 1020030059712 (2003-10-01), None
patent: 1020030085822 (2003-11-01), None
patent: 1020040008992 (2004-01-01), None
patent: 1020040020172 (2004-03-01), None
Cho Kyu-Ho
Chung Suk-Jin
Kim Jin-Yong
Kim Ki-Chul
Lee Jin-Il
Myers Bigel & Sibley & Sajovec
Trinh Michael
LandOfFree
Methods of forming low leakage currents... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming low leakage currents..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming low leakage currents... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3791608