Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Patent
1997-08-04
1999-08-31
Booth, Richard
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
438232, 438527, H01L 218238
Patent
active
059465646
ABSTRACT:
Integrated circuitry and methods of forming integrated circuitry are described. In one implementation, a common masking step is utilized to provide source/drain diffusion regions and halo ion implantation or dopant regions relative to the source/drain regions within one well region of a substrate; and well contact diffusion regions within another well region of the substrate. The common masking step preferably defines at least one mask opening over the substrate within which the well contact diffusion region is to be formed, and the mask opening is suitably dimensioned to reduce the amount of halo ion implantation dopant which ultimately reaches the substrate therebelow. According to one aspect, a plurality of mask openings are provided. According to another aspect, a suitably-dimensioned single mask opening is provided. In yet another aspect, a unique well region construction is provided with one or more complementary mask openings which is (are) configured to, in connection with the provision of the halo ion implantation dopant, block the amount of implantation dopant which ultimately reaches the substrate adjacent the well contact diffusion regions. Accordingly, at least some of the well contact diffusion region(s) remain in substantial contact with the well region after the doping of the substrate with the halo ion implantation dopant.
REFERENCES:
patent: 4956306 (1990-09-01), Fuller et al.
patent: 5045495 (1991-09-01), Teague et al.
patent: 5416038 (1995-05-01), Hsue et al.
patent: 5478761 (1995-12-01), Komori et al.
patent: 5498553 (1996-03-01), Yang
patent: 5534449 (1996-07-01), Dennison et al.
patent: 5696016 (1997-12-01), Chen et al.
patent: 5728612 (1998-03-01), Wei et al.
patent: 5736445 (1998-04-01), Pfirsch
patent: 5827763 (1998-10-01), Gardner et al.
patent: 5877049 (1999-03-01), Liu et al.
patent: 5880014 (1999-03-01), Park et al.
Wolf, S., Silicon Processing For The VLSI Era, vol. III, Chap. 5.3.1--"Experimentally Characterizing Punchthrough", pp. 240 and 387, 1995 .
Batra Shubneesh
Kerr Robert
Tran Luan C.
Wu Zhiqiang
Yang Rongsheng
Booth Richard
Micro)n Technology, Inc.
LandOfFree
Methods of forming integrated circuitry and integrated circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming integrated circuitry and integrated circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuitry and integrated circuitry will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2428662