Methods of forming integrated circuitry and integrated...

Details Methods of forming integrated circuitry and integrated... Methods of forming integrated circuitry and integrated...

2000-04-14

2002-03-05

Smith, Matthew (Department: 2825)

Semiconductor device manufacturing: process

Chemical etching

Combined with coating step

C438S696000, C438S753000, C438S702000

Reexamination Certificate

active

06352932

ABSTRACT:

TECHNICAL FIELD
This invention pertains to methods of forming integrated circuitry and to resultant integrated circuitry structures.
BACKGROUND OF THE INVENTION
Integrated circuitry devices which are fabricated on or over semiconductor wafers typically undergo one or more photolithographic steps during formation. During such photolithographic steps, device features can be etched using conventional techniques. The spacing between such devices is important because often times adjacent devices must be electrically isolated from one another to avoid undesirable shorting conditions.
One of the limitations on device spacing stems from limitations inherent in the photolithographic process itself. In the prior art, devices are generally spaced only as close as the minimum photolithographic limit will permit.
This invention arose out of concerns associated with integrated circuitry structures having spacing aspects which are not necessarily limited by minimum photolithographic feature sizes.
SUMMARY OF THE INVENTION
In one aspect, a plurality of layers are formed over a substrate and a series of first trenches are etched into a first of the layers in a first direction. A series of second trenches are etched into the first layer in a second direction which is different from the first direction. Collectively, the first and second trenches define a plurality of different substrate elevations, with adjacent elevations being joined by sidewalls which extend therebetween. Sidewall spacers are formed over the sidewalls, and material of the first layer is substantially selectively etched relative to material from which the spacers are formed. Material comprising the spacer material is substantially selectively etched relative to the first material. In a preferred implementation, the etching provides a plurality of cells which are separated from one another by no more than a lateral width dimension of a previously-formed spacer.


REFERENCES:
patent: 3144366 (1964-08-01), Rideout et al.
patent: 3579057 (1971-05-01), Stoller
patent: 3772100 (1973-11-01), Masuda et al.
patent: 3784847 (1974-01-01), Kurz et al.
patent: 3800412 (1974-04-01), Wall et al.
patent: 4648937 (1987-03-01), Ogura et al.
patent: 4894697 (1990-01-01), Chin et al.
patent: 4988639 (1991-01-01), Aomura
patent: 5013680 (1991-05-01), Lowrey et al.
patent: 5047117 (1991-09-01), Roberts
patent: 5100508 (1992-03-01), Yoshida et al.
patent: 5628917 (1997-05-01), MacDonald et al.
patent: 5660680 (1997-08-01), Keller
patent: 5828094 (1998-10-01), Lee
patent: 5910339 (1999-06-01), Blakely et al.
patent: 5966600 (1999-10-01), Hong
patent: 6303272 (2001-10-01), Furukawa et al.
patent: 0701285 (1996-07-01), None
patent: 0967654 (1999-12-01), None

Affiliated with

Also associated with

Rating

Methods of forming integrated circuitry and integrated... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming integrated circuitry and integrated..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuitry and integrated... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2842578