Methods of forming integrated circuit structures using...

Details Methods of forming integrated circuit structures using... Methods of forming integrated circuit structures using...

2007-03-08

2009-06-02

Le, Dung A. (Department: 2818)

Semiconductor device manufacturing: process

Chemical etching

Combined with coating step

C438S694000, C438S696000, C438S700000, C438S508000

Reexamination Certificate

active

07541288

ABSTRACT:
Methods of forming integrated circuit devices include depositing an electrically insulating layer onto an integrated circuit substrate having integrated circuit structures thereon. This deposition step results in the formation of an electrically insulating layer having an undulating surface profile, which includes at least one peak and at least one valley adjacent to the at least one peak. A non-uniform thickening step is then performed. This non-uniform thickening step includes thickening a portion of the electrically insulating layer by redepositing portions of the electrically insulating layer from the least one peak to the at least one valley. This redeposition occurs using a sputter deposition technique that utilizes the electrically insulating layer as a sputter target.

REFERENCES:
patent: 4872947 (1989-10-01), Wang et al.
patent: 5000113 (1991-03-01), Wang et al.
patent: 5244841 (1993-09-01), Marks et al.
patent: 6100205 (2000-08-01), Liu et al.
patent: 6217721 (2001-04-01), Xu et al.
patent: 6218284 (2001-04-01), Liu et al.
patent: 6261891 (2001-07-01), Cheng et al.
patent: 6335249 (2002-01-01), Thei et al.
patent: 6455891 (2002-09-01), Shimomura et al.
patent: 6541370 (2003-04-01), Wang et al.
patent: 6664639 (2003-12-01), Cleeves
patent: 6787444 (2004-09-01), Gardner
patent: 6858533 (2005-02-01), Chu et al.
patent: 7002209 (2006-02-01), Chen et al.
patent: 7022561 (2006-04-01), Huang et al.
patent: 7078346 (2006-07-01), Liu et al.
patent: 2003/0040158 (2003-02-01), Saitoh
patent: 2004/0175955 (2004-09-01), Haselden et al.
patent: 2005/0269650 (2005-12-01), Pidin
patent: 2006/0024879 (2006-02-01), Fu et al.
patent: 08-046173 (1996-02-01), None
patent: 08-250449 (1996-09-01), None
patent: 09-275140 (1997-10-01), None
patent: 10-041387 (1998-02-01), None
patent: 2001-298022 (2001-10-01), None
patent: 2003-060076 (2003-02-01), None
patent: 2003-060201 (2003-02-01), None
patent: 2004-104098 (2004-04-01), None
patent: 2005-353675 (2005-12-01), None
patent: 1020000003178 (2000-01-01), None
patent: 1020010098548 (2001-11-01), None
patent: 1020040023297 (2004-03-01), None
patent: 1020050039234 (2005-04-01), None
patent: 1020050048125 (2005-05-01), None
patent: 1020050052581 (2005-06-01), None
patent: 1020050068586 (2005-07-01), None

Affiliated with

Also associated with

Rating

Methods of forming integrated circuit structures using... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming integrated circuit structures using..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming integrated circuit structures using... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4095492