Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2006-06-21
2008-10-07
Nguyen, Thanh (Department: 2813)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S398000, C257SE21013
Reexamination Certificate
active
07432152
ABSTRACT:
A polysilicon film is formed with enhanced selectivity by flowing chlorine during the formation of the film. The chlorine acts as an etchant to insulative areas adjacent polysilicon structures on which the film is desired to be formed. Bottom electrodes for capacitors are formed using this process, followed by an anneal to create hemishperical grain (HSG) polysilicon. Multilayer capacitor containers are formed in a non-oxidizing ambient so that no oxide is formed between the layers. The structure formed is planarized to form separate containers made from doped and undoped amorphous silicon layers. Selected ones of undoped layers are seeded in a chlorine containing environment and annealed to form HSG. A dielectric layer and second electrode are formed to complete the cell capacitor.
REFERENCES:
patent: 4579609 (1986-04-01), Reif et al.
patent: 5130885 (1992-07-01), Fazan et al.
patent: 5340765 (1994-08-01), Dennison et al.
patent: 5405801 (1995-04-01), Han et al.
patent: 5407534 (1995-04-01), Thakur
patent: 5411912 (1995-05-01), Sakamoto
patent: 5418180 (1995-05-01), Brown
patent: 5444013 (1995-08-01), Akram et al.
patent: 5573968 (1996-11-01), Park
patent: 5634974 (1997-06-01), Weimer et al.
patent: 5658381 (1997-08-01), Thakur et al.
patent: 5759262 (1998-06-01), Weimer et al.
patent: 5770500 (1998-06-01), Batra et al.
patent: 5830793 (1998-11-01), Schuegraf et al.
patent: 5882979 (1999-03-01), Ping et al.
patent: 6146967 (2000-11-01), Thakur et al.
patent: 6255159 (2001-07-01), Thakur
patent: 6521507 (2003-02-01), Thakur et al.
patent: 7229890 (2007-06-01), Thakur et al.
patent: 61-005068 (1986-01-01), None
Bradbury, D. R., et al., “Control of Lateral Epitaxial Chemical Vapor Deposition of Silicon over Insulators”,Journal of Applied Physics 55(2), (Jan. 15, 1984),519-23.
Wolf, S., et al., “Silicon Processing for the VLSI Era”,Vol. 1 Process Technology, Lattice Press,Sunset Beach, CA, (1986), 156-156, 178, 222.
Wolf, Stanley, et al., “Silicon Processing for the VLSI Era”,Vol. 1: Process Technology, Lattice Press,Sunset Beach, CA, (1986), 520, 559-561.
Pan James
Thakur Randhir P. S.
Micro)n Technology, Inc.
Nguyen Thanh
Schwegman Lundberg & Woessner, P.A.
LandOfFree
Methods of forming HSG layers and devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming HSG layers and devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming HSG layers and devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4003611