Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2005-10-04
2005-10-04
Zarneke, David (Department: 2891)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S270000, C438S299000, C438S297000, C438S424000, C438S425000, C438S289000, C438S151000
Reexamination Certificate
active
06951785
ABSTRACT:
A method of forming a field effect transistor may include forming a doped layer at a surface of a semiconductor substrate, and forming a groove through the doped layer at the surface of the semiconductor substrate while maintaining portions of the doped layer on opposite sides of the groove. A gate insulating layer may be formed on a surface of the groove, and a gate electrode may be formed on the gate insulating layer in the groove.
REFERENCES:
patent: 5434093 (1995-07-01), Chau et al.
patent: 5817558 (1998-10-01), Wu
patent: 5888880 (1999-03-01), Gardner et al.
patent: 5899719 (1999-05-01), Hong
patent: 5923980 (1999-07-01), Gardner et al.
patent: 6005272 (1999-12-01), Gardner et al.
patent: 6054355 (2000-04-01), Inumiya et al.
patent: 6093947 (2000-07-01), Hanafi
patent: 6100146 (2000-08-01), Gardner et al.
patent: 6127699 (2000-10-01), Ni et al.
patent: 6319776 (2001-11-01), Tung
patent: 6642130 (2003-11-01), Park
patent: 2004/0009644 (2004-01-01), Suzuki
patent: 2004/0089892 (2004-05-01), Suzuki
patent: 2002-343963 (2002-11-01), None
patent: 2002-353445 (2002-12-01), None
patent: 1020000017149 (2000-03-01), None
patent: 10-0344733 (2002-07-01), None
Notice to Submit Response, Korean Application No. 10-2002-0041671 Jan. 19, 2005, and English Translation thereof.
Stanley Wolf; “Silicon Processing for the VLSI ERA”, vol. 2: Process Integration, Lattice Press (1990), pp. 158, and 298-367.
Choe Jeong-Dong
Lee Chang-Sub
Oh Chang-Woo
Park Dong-Gun
Anya Igwe U.
Myers Bigel & Sibley & Sajovec
Zarneke David
LandOfFree
Methods of forming field effect transistors including raised... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming field effect transistors including raised..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming field effect transistors including raised... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3459080