Methods of forming field effect transistors having graded drain

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438232, 257335, 257342, H01L 21336

Patent

active

060252375

ABSTRACT:
Methods of forming field effect transistors include the steps of implanting first conductivity type dopants at a first dose level into a first portion of a relatively lightly doped drift region of first conductivity type semiconductor and then oxidizing the first portion of the semiconductor drift region to form a relatively thick field oxide isolation region and simultaneously form a drain region extension of first conductivity type semiconductor (e.g., N.sup.0) underneath the field oxide isolation region by driving the dopants implanted at the first dose level into the drift region. A body region of second conductivity type semiconductor (e.g., P-type) is then formed in a second portion of the semiconductor drift region. A gate electrode is then formed on the drift region to extend opposite the body region and the field oxide isolation region. Source and drain regions of first conductivity type semiconductor (e.g., N+) are then formed in the body region and in a third portion of the drift region spaced from the second portion, respectively, by implanting first conductivity type dopants at a second dose level using the gate electrode and field oxide isolation region as an implant mask. The third portion of the drift region overlaps the first portion of the drift region so that a composite drain region having a laterally graded doping profile can be formed. The first portion of the drift region preferably extends between the third and second portions so that the doping profile of the drain region (e.g., N+) and drain region extension (e.g., N.sup.0) monotonically decreases in a direction towards the body region.

REFERENCES:
patent: 5231041 (1993-07-01), Arima et al.
patent: 5369045 (1994-11-01), Ng et al.
patent: 5373177 (1994-12-01), Kitaoka
patent: 5378912 (1995-01-01), Pein
patent: 5559044 (1996-09-01), Williams et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of forming field effect transistors having graded drain does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming field effect transistors having graded drain , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming field effect transistors having graded drain will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1905371

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.