Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2000-04-26
2001-08-28
Niebling, John F. (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S301000, C438S592000
Reexamination Certificate
active
06281083
ABSTRACT:
TECHNICAL FIELD
This invention relates to field effect transistors, to integrated circuitry, to methods of forming field effect transistor gates, and to methods of forming integrated circuitry.
BACKGROUND OF THE INVENTION
One aspect of semiconductor wafer processing includes making buried contacts to field effect transistor gate lines. A conventional gate line typically comprises a gate dielectric layer and a conductively doped polysilicon layer (typically n+doped) and an overlying silicide layer (i.e., WSi
x
). These gates are typically fabricated by deposition or provision of these three layers over a semiconductor substrate, followed by collectively patterning these layers with photoresist to form the desired gate outlines. An insulative capping material might also be provided over the silicide layer prior to patterning to form the conductive portions of the gate line. Transistor gates might also be fabricated using damascene methods, and also above or below a thin film semiconductor layer such as in fabrication of semiconductor-on-insulator circuitry which might be top or bottom gated.
A thick insulating layer, such as borophosphosilicate glass, is typically provided over the resultant transistor and provided with an upper planar surface. Contact openings can then be etched through the insulating layer to the outer conductive portion of the transistor gates, as well as to other substrate areas. The openings are filled with conductive plugging material. Metal or conductively doped semiconductive material, such as polysilicon, are example materials.
In certain applications, it may be desirable that the conductive plugging material be a semiconductive material having opposite type conductivity enhancing dopant impurity as compared to the conductivity type impurity within the semiconductive material of the gate. For example where the gate is heavily doped to achieve conductivity with n-type material, in some applications it might be desirable to provide a conductively doped contact plug to that gate with p-type material. Unfortunately, the different dopant types can easily cross-diffuse relative to one another through the silicide which can lead to no conductive connection. One prior art solution to avoiding this diffusion is to initially line the contact opening with a very thin layer of an electrically conductive diffusion barrier material, such as TiN. Subsequently, the remaining portion of the opening is filled with conductively doped polysilicon to provide the desired electrical connection with the transistor gate.
REFERENCES:
patent: 4847111 (1989-07-01), Chow et al.
patent: 4884123 (1989-11-01), Dixit et al.
patent: 4997785 (1991-03-01), Pfiester
patent: 5027185 (1991-06-01), Liauh
patent: 5083190 (1992-01-01), Pfiester
patent: 5244835 (1993-09-01), Hachiya
patent: 5282972 (1994-02-01), Hanna et al.
patent: 5292677 (1994-03-01), Dennison
patent: 5304504 (1994-04-01), Wei et al.
patent: 5312768 (1994-05-01), Gonzalez
patent: 5417389 (1995-05-01), Sardella et al.
patent: 5510646 (1996-04-01), Forouhi et al.
patent: 5576579 (1996-11-01), Agnello et al.
patent: 5589415 (1996-12-01), Blanchard
patent: 5600165 (1997-02-01), Tsukamoto et al.
patent: 5604140 (1997-02-01), Byun
patent: 5633200 (1997-05-01), Hu
patent: 5637903 (1997-06-01), Liao et al.
patent: 5640037 (1997-06-01), Blanchard
patent: 5641708 (1997-06-01), Sardella et al.
patent: 5710454 (1998-01-01), Wu
patent: 5723357 (1998-03-01), Huang
patent: 5753528 (1998-05-01), Forouhi et al.
patent: 5776823 (1998-07-01), Agnello et al.
patent: 5783850 (1998-07-01), Liau et al.
patent: 5796166 (1998-08-01), Agnello et al.
patent: 5818092 (1998-10-01), Bai et al.
patent: 5821140 (1998-10-01), Jost et al.
patent: 5828130 (1998-10-01), Miller et al.
patent: 5856237 (1999-01-01), Ku
patent: 5883419 (1999-03-01), Kimura
patent: 5910021 (1999-06-01), Tabara
patent: 5933741 (1999-08-01), Tseng
patent: 5969983 (1999-10-01), Thakur et al.
patent: 6001726 (1999-12-01), Nagabushnam et al.
patent: 0 558 176 A1 (1993-01-01), None
patent: 0 722 190 A2 (1996-07-01), None
Lindsay Jr. Walter L.
Micro)n Technology, Inc.
Niebling John F.
Wells, St. John, Roberts Gregory & Matkin P.S.
LandOfFree
Methods of forming field effect transistor gates, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming field effect transistor gates, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming field effect transistor gates, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2465820