Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-02-14
2011-12-06
Nguyen, Ha Tran T (Department: 2829)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S241000, C438S592000, C438S595000, C438S700000, C438S652000
Reexamination Certificate
active
08071441
ABSTRACT:
Some embodiments include methods of forming transistor gates. A gate stack is placed within a reaction chamber and subjected to at least two etches, and to one or more depositions to form a transistor gate. The transistor gate may comprise at least one electrically conductive layer over a semiconductor material-containing layer. At least one of the one or more depositions may form protective material. The protective material may extend entirely across the at least one electrically conductive layer, and only partially across the semiconductor material-containing layer to leave unlined portions of the semiconductor material-containing layer. The unlined portions of the semiconductor material-containing layer may be subsequently oxidized.
REFERENCES:
patent: 4915777 (1990-04-01), Jucha et al.
patent: 5925918 (1999-07-01), Wu et al.
patent: 5998290 (1999-12-01), Wu et al.
patent: 6075274 (2000-06-01), Wu et al.
patent: 6197693 (2001-03-01), Kim et al.
patent: 6211568 (2001-04-01), Hong
patent: 6326260 (2001-12-01), Divakaruni et al.
patent: 6514842 (2003-02-01), Prall et al.
patent: 6521963 (2003-02-01), Ota et al.
patent: 7015151 (2006-03-01), Powell
patent: 7029999 (2006-04-01), Lim et al.
patent: 7030012 (2006-04-01), Divakaruni et al.
patent: 7279413 (2007-10-01), Park et al.
patent: 7288817 (2007-10-01), Juengling et al.
patent: 2005/0026443 (2005-02-01), Goo et al.
patent: 2005/0227378 (2005-10-01), Moise et al.
patent: 2006/0186449 (2006-08-01), Uchiyama
patent: 2007/0037352 (2007-02-01), Suzawa et al.
patent: 2009/0209072 (2009-08-01), Keller
Wolf et al. (Silicon Processing for the VLSI Era, vol. 1: Process Technology. 2nd Ed. Sunset Beach: Lattice Press, 2000. 202-206).
Micron Technology Inc
Nguyen Ha Tran T
Pathak Shantanu C
Wells St. John P.S.
LandOfFree
Methods of forming DRAM arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of forming DRAM arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming DRAM arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4313845