Methods of forming BICMOS circuitry

Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

438234, H01L 218238

Patent

active

061177164

ABSTRACT:
A method of forming BiCMOS circuitry includes, i) conducting a first common second conductivity type implant into, a) a first substrate area to comprise a second conductivity type well for a first area first conductivity type FET, and b) a third substrate area to comprise one of a bipolar transistor second conductivity type collector or emitter region; ii) providing field oxide regions and active area regions within first, second and third areas of the substrate; iii) conducting a first common first conductivity type implant into, a) the second substrate area to comprise a first conductivity type channel stop region beneath field oxide in the second area, and b) the third substrate area to comprise the bipolar transistor base; and iv) conducting a second common second conductivity type implant into, a) at least one of the first or the second substrate areas to comprise at least one of a source/drain implant or a graded junction implant for at least one of the first or second conductivity type FETs, and b) the third substrate area to comprise the other of the second conductivity type collector or emitter regions. A bipolar transistor includes, i) a conductively doped collector region, a conductively doped base region and a conductively doped emitter region; the collector region comprising a doped contact region having a higher dopant concentration than a majority of the remaining portion of the collector region; and ii) an isolation gate positioned between the emitter region and the collector contact region.

REFERENCES:
patent: 4344081 (1982-08-01), Pao et al.
patent: 4395812 (1983-08-01), Bergeron et al.
patent: 4441117 (1984-04-01), Zommer
patent: 4529456 (1985-07-01), Anzai et al.
patent: 4764482 (1988-08-01), Hiu
patent: 4829200 (1989-05-01), Downey
patent: 4855245 (1989-08-01), Neppl et al.
patent: 5001073 (1991-03-01), Hule
patent: 5028977 (1991-07-01), Kenneth et al.
patent: 5066602 (1991-11-01), Takemoto et al.
patent: 5330922 (1994-07-01), Erdeljac et al.
patent: 5336926 (1994-08-01), Matthews
patent: 5374569 (1994-12-01), Yilmaz et al.
patent: 5407841 (1995-04-01), Liao et al.
patent: 5422509 (1995-06-01), Zambrano
patent: 5504364 (1996-04-01), Chang et al.
patent: 5843814 (1998-12-01), Manning
Kumar, A.. et al., "Realization and Performance of LD BiMOS Transistor", IEEE 1992, pp. 1135-1140.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Methods of forming BICMOS circuitry does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods of forming BICMOS circuitry, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of forming BICMOS circuitry will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-95460

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.