Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2008-01-08
2008-01-08
Vu, Hung (Department: 2811)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S256000, C438S396000, C438S399000
Reexamination Certificate
active
10968233
ABSTRACT:
The present invention provides integrated circuit devices that include a semiconductor substrate having a semiconductor region of first conductivity type therein extending adjacent the surface of the substrate. The device further includes an electrically insulating layer with a contact hole in it that exposes the semiconductor region of first conductivity type on the surface of the semiconductor substrate. The device still further includes a poly-Si1-xGexconductive plug of first conductivity type that extends in the contact hole and is electrically connected to the semiconductor region of first conductivity type is provided. Related methods of fabricating integrated circuit devices are also provided.
REFERENCES:
patent: 5563448 (1996-10-01), Lee et al.
patent: 5909059 (1999-06-01), Hada et al.
patent: 6030874 (2000-02-01), Grider et al.
patent: 6075291 (2000-06-01), Thakur
patent: 6545360 (2003-04-01), Ohkubo et al.
patent: 4-42575 (1992-02-01), None
patent: 4-225568 (1992-08-01), None
patent: 8-139032 (1996-05-01), None
patent: 1999-0063050 (1999-07-01), None
patent: 2000-0017583 (2000-03-01), None
King et al.,Electrical Properties of Heavily Doped Polycrystalline Silicon-Germanium Films, IEEE Transactions on Electron Devices, vol. 41, No. 2, Feb. 1994, pp. 228-232.
“Notice to Submit Response,” from the Korean Intellectual Property Office, corresponding to Korean Application No. 10-2001-0002171, dated Oct. 31, 2002.
Kim Dong-chan
Kim Yeong-kwan
Lee Seung-hwan
Oh Sang-jeong
Park Young-wook
Myers Bigel & Sibley Sajovec, PA
Vu Hung
LandOfFree
Methods of fabricating integrated circuit devices that... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of fabricating integrated circuit devices that..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of fabricating integrated circuit devices that... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3925639