Semiconductor device manufacturing: process – Introduction of conductivity modifying dopant into... – Ion implantation of dopant into semiconductor region
Reexamination Certificate
2003-02-05
2004-09-14
Guerrero, Maria (Department: 2822)
Semiconductor device manufacturing: process
Introduction of conductivity modifying dopant into...
Ion implantation of dopant into semiconductor region
C438S014000, C438S289000, C438S514000, C438S424000, C438S444000, C438S449000, C438S450000
Reexamination Certificate
active
06790752
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Field of the Invention
This invention relates generally to semiconductor fabrication technology, and, more particularly, to various methods of controlling V
ss
implants on memory devices, and a system for performing same.
2. Description of the Relatrd Art
Flash memory devices are a type of EEPROM (Electrically Erasable Programmable Read-Only Memory). The term “flash” refers to the ability of the memory to be erased in blocks. As in other non-volatile memory devices, flash memory devices typically store electrical charges, representing data, in transistors having either a floating gate or a charge trapping dielectric. The stored charges affect the threshold voltage of the transistors. For example, in an n-channel floating gate transistor, an accumulation of electrons in the floating gate electrode creates a high threshold voltage in the transistor. The presence or absence of the stored charge can be determined by whether current flows between a source region and a drain region of the transistor when appropriate voltages are applied to the control gate, source and drain.
While there are myriad ways of configuring flash memory devices, in one common configuration sometimes called a NOR architecture, the drain regions of each memory cell (transistor) have a contact and are connected in rows forming bit lines in a conductive layer that runs above the memory cell stacks. The conductive layer can be, for example, a first metal layer. Source regions are typically connected by V
ss
lines running parallel to the word lines and leading to a common ground. The V
ss
lines are formed by doping the semiconductor substrate.
This configuration has proven useful in building compact, high-speed flash memory devices, however, there has been a continuous demand to further reduce the size of these devices. In further reducing the size of flash memory devices, the resistance in V
ss
lines has become an issue. As attempts are made to make smaller devices, it is found that the amount and depth of doping required to adequately lower resistance along V
ss
lines cannot be introduced without causing short channel effects. Thus, there has been an unsatisfied need for methods of further reducing the V
ss
resistance in flash memory devices without causing short channel effects.
The process of forming such V
ss
lines involves performing an implant process over an area that contains a number of exposed or empty trenches. For the V
ss
line to serve its intended function, it is important that this implant process be performed correctly such that the desired doped regions are formed in the substrate. However, using existing technology, variations in the resulting implant regions may occur due to a variety of factors. As a result of the variations, the electrical characteristics of the doped regions may not meet target performance characteristics. For example, the implant regions for the V
ss
lines may exhibit an increase in resistance in cases where, due to various factors, the doped region is not properly formed. As a result, the performance characteristics of the resulting memory device may not meet required performance specifications.
The present invention is directed to various methods and systems that may solve, or at least reduce, some or all of the aforementioned problems.
SUMMARY OF THE INVENTION
The present invention is generally directed to various methods of controlling V
ss
implants on memory devices, and a system for performing same. In one illustrative embodiment, the method comprises forming a plurality of trenches in a semiconducting substrate, measuring at least one physical characteristic of at least one of the trenches and determining at least one parameter of a V
ss
implant process to be performed on the substrate based upon the measured at least one physical characteristic of at least one trench. In further embodiments, the method comprises performing the V
ss
implant process comprised of the determined at least one parameter on the substrate. In some cases, the measured physical characteristic of the trench is comprised of at least one of a depth, an opening width, a sidewall angle and a profile of the trenches. In other cases, the present invention may be used to control or determine the dopant dose, implant energy and/or implant angle of the V
ss
implant process.
REFERENCES:
patent: 5923063 (1999-07-01), Liu et al.
patent: 5945705 (1999-08-01), Liu et al.
patent: 6133132 (2000-10-01), Toprac et al.
patent: 6211020 (2001-04-01), Tripsas et al.
patent: 6306737 (2001-10-01), Mechrad et al.
patent: 6403452 (2002-06-01), Murakoshi et al.
patent: 6461905 (2002-10-01), Wang et al.
patent: 6466482 (2002-10-01), Shukuri et al.
patent: 6541338 (2003-04-01), Wang et al.
patent: 6579778 (2003-06-01), Tripsas et al.
patent: 6596586 (2003-07-01), Yang et al.
patent: 6665623 (2003-12-01), Pasadyn et al.
patent: 6682947 (2004-01-01), Madge
Guerrero Maria
Williams Morgan & Amerson P.C.
LandOfFree
Methods of controlling VSS implants on memory devices, and... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods of controlling VSS implants on memory devices, and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods of controlling VSS implants on memory devices, and... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3198229