Semiconductor device manufacturing: process – Chemical etching – Combined with coating step
Patent
1996-12-24
1999-06-15
Utech, Benjamin
Semiconductor device manufacturing: process
Chemical etching
Combined with coating step
438701, 438704, 438723, 438734, 438749, 438756, H01L 21302
Patent
active
059121858
ABSTRACT:
A method for forming a contact hole in a phosphosilicate glass layer includes the steps of forming a phosphosilicate glass layer, reflowing the phosphosilicate glass layer, removing a surface portion of the phosphosilicate glass layer, and forming the contact hole in the phosphosilicate glass layer. In particular, the surface portion of the phosphosilicate glass layer can be on the order of about 1000 .ANG. thick, and the step of removing the surface portion can include etching the surface portion. Furthermore, the step of forming the contact hole can include the step of selectively wet etching the phosphosilicate glass layer followed by the step of selectively dry etching the phosphosilicate glass layer.
REFERENCES:
patent: 4176003 (1979-11-01), Brower et al.
patent: 4455568 (1984-06-01), Shiota
patent: 5219791 (1993-06-01), Frieberger
patent: 5223450 (1993-06-01), Fujino et al.
patent: 5266525 (1993-11-01), Morozumi
patent: 5320932 (1994-06-01), Haraguchi et al.
patent: 5405489 (1995-04-01), Kim et al.
patent: 5413953 (1995-05-01), Chien et al.
patent: 5654213 (1997-08-01), Choi et al.
patent: 5672907 (1997-09-01), Kasagi
Goudreau George
Samsung Electronics Co,. Ltd.
Utech Benjamin
LandOfFree
Methods for forming contact holes having improved sidewall profi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for forming contact holes having improved sidewall profi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming contact holes having improved sidewall profi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-402212