Methods for forming and integrated circuit structures...

Details Methods for forming and integrated circuit structures... Methods for forming and integrated circuit structures...

2007-08-07

2007-08-07

Ghyka, Alexander (Department: 2812)

Semiconductor device manufacturing: process

Coating with electrically or thermally conductive material

To form ohmic contact to semiconductive material

C438S686000, C257SE21009, C257SE21012

Reexamination Certificate

active

10860341

ABSTRACT:
An enhanced-surface-area conductive layer compatible with high-dielectric constant materials is created by forming a film or layer having at least two phases, at least one of which is electrically conductive. The film may be formed in any convenient manner, such as by chemical vapor deposition techniques, which may be followed by an anneal to better define and/or crystallize the at least two phases. The film may be formed over an underlying conductive layer. At least one of the at least two phases is selectively removed from the film, such as by an etch process that preferentially etches at least one of the at least two phases so as to leave at least a portion of the electrically conductive phase. Ruthenium and ruthenium oxide, both conductive, may be used for the two or more phases. Iridium and its oxide, rhodium and its oxide, and platinum and platinum-rhodium may also be used. A wet etchant comprising ceric ammonium nitrate and acetic acid may be used. In the case of this etchant and a ruthenium/ruthenium oxide film, the etchant preferentially removes the ruthenium phase, leaving a pitted or “islanded” surface of ruthenium oxide physically and electrically connected by the underlying conductive layer. The remaining pitted or islanded layer, together with the underlying conductive layer, if any, constitutes an enhanced-surface-area conductive layer. The enhanced-surface-area conductive layer may be used to form a plate of a storage capacitor in an integrated circuit, such as in a memory cell of a DRAM or the like.

REFERENCES:
patent: 5068199 (1991-11-01), Sandhu
patent: 5130885 (1992-07-01), Fazan et al.
patent: 5318920 (1994-06-01), Hayashide
patent: 5342800 (1994-08-01), Jun
patent: 5372962 (1994-12-01), Hirota et al.
patent: 5427974 (1995-06-01), Lur et al.
patent: RE35420 (1997-01-01), Cathey et al.
patent: 5608247 (1997-03-01), Brown
patent: 5612560 (1997-03-01), Chivukula et al.
patent: 5696014 (1997-12-01), Figura
patent: 5786259 (1998-07-01), Kang
patent: 5811344 (1998-09-01), Tu et al.
patent: 5834357 (1998-11-01), Kang
patent: 5877063 (1999-03-01), Gilchrist
patent: 5926360 (1999-07-01), Laibowitz et al.
patent: 5959327 (1999-09-01), Sandhu et al.
patent: 5962065 (1999-10-01), Weimer et al.
patent: 5982609 (1999-11-01), Evans
patent: 5985714 (1999-11-01), Sandhu et al.
patent: 6015743 (2000-01-01), Zahurak et al.
patent: 6037220 (2000-03-01), Chien et al.
patent: 6049101 (2000-04-01), Graettinger et al.
patent: 6060351 (2000-05-01), Parekh et al.
patent: 6060367 (2000-05-01), Sze
patent: 6107136 (2000-08-01), Melnick et al.
patent: 6188097 (2001-02-01), Derderian et al.
patent: 6458651 (2002-10-01), Rhodes
patent: 6482736 (2002-11-01), Basceri et al.
Kawahara, Takaaki et al., “(Ba, Sr) TiO3Films Prepared by Liquid Source Chemical Vapor Deposition on Ru Electrodes,”Jpn. J. Appl. Phys., 35:4880-4885 (1996).
Murakami, Y., et al. “Porous ruthenium oxide electrode prepared by adding lanthanum chloride to the coating solution,”Journal of Alloys and Compounds, 261:176-181 (1997).

Affiliated with

Also associated with

Rating

Methods for forming and integrated circuit structures... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods for forming and integrated circuit structures..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for forming and integrated circuit structures... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3827542