Semiconductor device manufacturing: process – Coating with electrically or thermally conductive material – To form ohmic contact to semiconductive material
Reexamination Certificate
2007-05-29
2007-05-29
Estrada, Michelle (Department: 2823)
Semiconductor device manufacturing: process
Coating with electrically or thermally conductive material
To form ohmic contact to semiconductive material
C438S675000, C257S071000, C257SE21649, C257SE27084
Reexamination Certificate
active
11168894
ABSTRACT:
Methods are provided for fabricating contacts in integrated circuit devices, such as phase-change memories. A protection layer and a sacrificial layer are sequentially formed on a semiconductor substrate. A contact hole is formed through the sacrificial layer and the protection layer. A conductive layer is formed on the sacrificial layer and in the contact hole, and portions of the conductive layer and the sacrificial layer are removed to expose the protection layer and form a conductive plug protruding from the protection layer. A protruding portion of the conductive plug removed to leave a contact plug in the protection layer. A phase-change data storage element may be formed on the contact plug.
REFERENCES:
patent: 3877049 (1975-04-01), Buckley
patent: 5244534 (1993-09-01), Yu et al.
patent: 5440167 (1995-08-01), Iranmanesh
patent: 5776833 (1998-07-01), Chen et al.
patent: 5789758 (1998-08-01), Reinberg
patent: 6147395 (2000-11-01), Gilgen
patent: 6274485 (2001-08-01), Chen et al.
patent: 6833331 (2004-12-01), Saito et al.
patent: 63272037 (1988-11-01), None
patent: 2003-174144 (2003-06-01), None
Park et al, Study of Over-Polishing at the Edge of a Pattern in Selective CMP, Sixth International Symposium on Chemical Mechanical Polishing, 204thMeeting of the Electrochemical Society, Inc., Oct. 12-16, 2003, 8 pages.
Hwang, et al, “Completely CMOS-Compatible Phase-Change Nonvolatile RAM Using NMOS Cell Transistors,” Non-Volatile Semiconductor Memory Workshop, Feb. 2003, pp. 91-92.
Hwang et al, “Phase Change Chalcogenide Nonvolatile RAM Completely Based on CMOS Technology,” VLSI Symposium, Jun. 2003, 3 pages.
Park et al., “Study of Over-polishing at the Edge of a Pattern in Selective CMP,” Abs. 930, 204thMeeting of the Electrochemical Society, Inc., Oct. 12-16, 2003, 1 page.
Choi Suk-Hun
Hong Chang-Ki
Son Yoon-Ho
Estrada Michelle
Myers Bigel & Sibley Sajovec, PA
Samsung Electronics Co,. Ltd.
Tobergte Nicholas J.
LandOfFree
Methods for fabricating memory devices using sacrificial... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods for fabricating memory devices using sacrificial..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods for fabricating memory devices using sacrificial... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3799659