Electronic digital logic circuitry – Significant integrated structure – layout – or layout...
Reexamination Certificate
2001-12-20
2004-03-09
Tan, Vibol (Department: 2819)
Electronic digital logic circuitry
Significant integrated structure, layout, or layout...
C326S047000, C326S086000, C327S565000, C327S403000, C327S261000
Reexamination Certificate
active
06703868
ABSTRACT:
BACKGROUND
1. Field of the Invention
The present invention relates to information transmission. More specifically, the present invention relates to information transmission along conductive structures.
2. Background Information
Buses of parallel conductors are commonly used on circuit boards to carry data from one location to another. Problems associated with the use of such buses include delays incurred during propagation of the data signals and interference due to coupling of the conductors with one another.
Recently, it has become desirable to enable the use of buses of parallel conductors on small-scale structures such as within an integrated circuit (‘chip’). While the propagation delay may be minimal in such applications, undesirable coupling effects become more problematic. For example, capacitive coupling may occur between the parallel conductors, contributing to an increased impedance at high frequencies that limits bandwidth and distorts signal features. Such problems may impose undesirable limits on the maximum clock speed, the minimum size and separation of the conductors, and/or the maximum length of the bus in a particular application.
Timing considerations are especially critical in high-speed integrated circuits currently under development. In these circuits the time between state changes is minimal, and any fluctuation in the transition times may cause a delay that increases the error rate of the chip and decreases chip performance. In a chip clocked at 900 megahertz, for example, each cycle has a duration of only 1.1 nanosecond. If the time required to propagate a state transition across a transmission line is longer than a clock cycle, then the clock speed must be reduced.
As the conductors become more narrow and closer together, and as the time between state transitions decreases (e.g. as the clock speed increases), interference mechanisms that have negligible effects in other applications become limiting. In a 0.18-micron process, for example, with a pitch of 0.4 microns per wire, coupling effects may impede operation at any speed above a few hundred megahertz. For such reasons, chip designers commonly avoid long runs of parallel conductors in their designs.
One effect of coupling interference is an alteration of state transitions as they propagate over the conductors, resulting in a time skew of the signals being transmitted. When a new value is clocked onto a transmission line, an opposite current is induced in an adjacent (victim) transmission line. This induced current (or ‘crosstalk’) causes the skewing of a signal being transmitted on the victim line.
Timing within a circuit or assembly may be of critical importance: for example, when circuitry at the emitting and/or receiving sides of the transmission line is controlled by a clock (such as within an application-specific integrated circuit or ‘ASIC’). In such cases, an altered rise time of a state transition may result in a loss of synchronization between different parts of the circuit and the failure of the chip to perform properly. For example, a skew in rise time may cause a state change to be detected at the receiving side at a different time than was intended because the threshold voltage was reached before or after the intended time.
One method of reducing the effect of crosstalk among signals on parallel conductors includes increasing the power of the signal before transmission. As a result of recent advancements in integrated circuit technologies, however, this method has become outdated. Reduction in integrated circuit feature dimensions, for example, require a consequent reduction in the power supply voltages in order to maintain acceptably low electric field intensities.
An alternative approach to reducing the effect of crosstalk is to shield each transmission line individually in order to reduce the degree of crosstalk between adjacent lines. However, this method is also not viable for chip design because such shielding reduces the amount of surface area available on the chip for transmission lines and other circuit elements. A method of adding additional lines with balanced current and voltage values to counteract the effects of crosstalk and increase the distance between adjacent signal lines suffers from the same problem, as the additional lines will also consume surface area on the chip.
Repeaters have been used along transmission lines to decrease the total transmission time to a level at which the skew of the signal is acceptable. In other words, because delay may be due to both the skewing of the state transition and the propagation time, a reduction in the propagation time may reduce the total delay to an acceptable level. Again, however, such a method requires additional surface area on the chip (for the repeaters). Although methods exist to minimize the amount of space required for the repeaters, space limitations are still of major concern to chip designers. Additionally, the signals outputted by the repeaters may still interfere with signals on nearby conductors.
Reductions of scale and increased speeds associated with new integrated circuit designs require new and innovative techniques to reduce interference during information transmission.
SUMMARY
A method of data transmission according to one embodiment of the invention includes transmitting signals on adjacent conductive paths having different sequences of inversions and regenerations. For example, one such sequence may be alternating and/or opposite to another such sequence. Adjacent conductive paths that have one sequence are separated by at least one conductive path that has a different sequence.
In apparatus and systems for data transmission according to certain embodiments of the invention, each one of a set of conductive paths (e.g. parallel transmission lines) includes a series of inverting and non-inverting buffers. In one example, the conductive paths are fabricated on the same semiconductor substrate. At least some of the signals may have a series of state transitions synchronized to a data clock signal, which may be transmitted over one of the conductive paths.
REFERENCES:
patent: 5101347 (1992-03-01), Balakrishnan et al.
patent: 5306967 (1994-04-01), Dow
patent: 5815031 (1998-09-01), Tan et al.
patent: 5886943 (1999-03-01), Sekiguchi et al.
patent: 5892981 (1999-04-01), Wiggers
patent: 5994766 (1999-11-01), Shenoy et al.
patent: 5994946 (1999-11-01), Zhang
patent: 6008705 (1999-12-01), Ghoshal
patent: 6015300 (2000-01-01), Schmidt, Jr. et al.
patent: 6081146 (2000-06-01), Shiochi et al.
patent: 6110221 (2000-08-01), Pai et al.
patent: 6114890 (2000-09-01), Okajima et al.
patent: 6184702 (2001-02-01), Takahashi et al.
patent: 6414542 (2002-07-01), Lin et al.
Ismail et al., Repeater Insertion in Tree Structured Inductive Interconnect, Proceedings of the 1999 International Conference on Computer-aided Design, Nov. 1999, pp. 420-424.
Ismail et al., Effects of Inductance on the Propagation Delay and Repeater Insertion in VLSI Circuits, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 4 pages.
Alpert et al., Buffer Insertion With Accurate Gate and Interconnect Delay Computation, Proceedings of the 36th ACM/IEEE Conference on Design Automation Conference, Jun. 1999, 6 pages.
Alpert et al., Buffer Insertion for Noise and Delay Optimization, Proceedings of the 35th annual conference on Design Automation Conference, May 1998, pp. 362-367.
Davari et al., CMOS Scaling for High Performance and Low Power—The Next Ten Years, Proceedings of the IEEE, vol. 83, No. 4, Apr. 1995, pp. 595-606.
Nose et al., Two Schemes to Reduce Interconnect Delay in Bi-directional and Uni-directional Buses, 2001 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 193-194.
PCB Design Guidelines for Reduced EMI, Texas Instruments, SZZA009, Nov. 1999, pp. i-iv and 1-19.
Sato et al., A 5-Gbyte/s Data-Transfer Scheme with Bit-to-Bit Skew Control For Synchronous DRAM, IEEE Journal of Solid State Circuits, vol. 34, No. 5, May 1999, pp. 653-660.
Blaquiere Yves
Savaria Yvon
Hyperchip Inc.
Renault Ogilvy
Tan Vibol
LandOfFree
Methods, apparatus, and systems for reducing interference on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods, apparatus, and systems for reducing interference on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus, and systems for reducing interference on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3279370