Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-01-02
2007-01-02
Kik, Phallaka (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10629154
ABSTRACT:
Operations for generating an integrated circuit netlist include generating a first schematic of an integrated circuit having a plurality of cells therein and generating a second schematic that defines pre-layout electrical interconnects between the plurality of cells of the integrated circuit and approximates parasitic resistances and parasitic capacitances of the pre-layout interconnects. The first and second schematics are then combined at corresponding first and second ports within the first and second schematics, respectively. Operations also include generating an integrated circuit netlist by generating a circuit schematic that defines post-layout electrical interconnects between the plurality of cells of the integrated circuit and approximates parasitic resistances and parasitic capacitances of the post-layout interconnects. This circuit schematic is then combined with the first schematic at corresponding first and second ports therein. These embodiments may also be configured to generate a layout schematic from the first schematic of the integrated circuit and generate parasitic resistances and capacitances of the post-layout interconnects that extend between a plurality of cells in the layout schematic. Operations are then performed to generate parasitic resistances and capacitances of interconnects internal to at least one cell in the layout schematic.
REFERENCES:
patent: 4656603 (1987-04-01), Dunn
patent: 5894420 (1999-04-01), Duncan
patent: 6009252 (1999-12-01), Lipton
patent: 6131182 (2000-10-01), Beakes et al.
patent: 6493648 (2002-12-01), Anderson
patent: 6499130 (2002-12-01), Lipton et al.
patent: 6505323 (2003-01-01), Lipton et al.
patent: 6507932 (2003-01-01), Landry et al.
patent: 6675118 (2004-01-01), Wanek et al.
patent: 6981238 (2005-12-01), Churchill
patent: 2004/0003356 (2004-01-01), Dewey et al.
Dent et al., “Comparison of VHDL/Synthesis and Graphical Methods for Top-Down Design”, IEE Colloquium on Digital System Design Using Synthesis Techniques, Feb. 15, 1996, pp. 1/1-1/5.
DeGrauwe et al., “The ADAM Analog Design Automation System”, IEEE International Symposium on Circuits and Systems, May 1, 1990, vol. 2, pp. 820-822.
Choi Jeong-min
Kim Kyo-sun
Lee Jong-bae
Yoo Moon-hyun
Kik Phallaka
Myers Bigel & Sibley Sajovec, PA
Samsung Electronics Co,. Ltd.
LandOfFree
Methods, apparatus and computer program products for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods, apparatus and computer program products for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods, apparatus and computer program products for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3789564