Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2000-07-11
2003-04-01
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
75, 75
Reexamination Certificate
active
06541859
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention concerns methods of making, or fabricating, integrated circuits, particularly methods of forming silver interconnects.
Integrated circuits, the key components in thousands of electronic and computer products, are interconnected networks of electrical components fabricated on a common foundation, or substrate. Fabricators typically use various techniques, such as layering, doping, masking, and etching, to build thousands and even millions of microscopic resistors, transistors, and other electrical components on a silicon substrate, known as a wafer. The components are then “wired,” or interconnected, together to define a specific electric circuit, such as a computer memory or microprocessor.
Interconnecting millions of microscopic components typically entails covering the components with an insulative layer, digging small holes in the insulative layer to expose portions of the components underneath, and digging trenches from each hole to one or more other holes in the layer. Then, through metallization, the holes and trenches are filled with aluminum (or an aluminum alloy) to form aluminum interconnects, or wires, between the components.
To fill the trenches and holes, fabricators cover the entire insulative layer with a thin layer, or film, of aluminum, and then selectively dissolve, or etch, away the aluminum that lies outside the holes and trenches. The selective etching requires the use of photolithography, a photographic-patterning technique, to form an etch-resistant mask, which protects the aluminum-filled holes and trenches from the etchant. The resulting aluminum wires, intended to be flush, or coplanar, with the surface of the underlying insulative layer, are typically about one micron thick, or about 100 times thinner than a human hair.
These conventional interconnection techniques suffer from at least three significant shortcomings. First, because of the difficulty of using photolithography to form high-precision masks on bumpy, uneven surfaces, conventional techniques require digging trenches to ensure that the deposited aluminum wires are flush, or coplanar, with the surface of the underlying insulation. However, digging these trenches is a time-consuming step which ultimately increases the cost of manufacturing integrated circuits.
Secondly, conventional techniques produce wires of aluminum, which not only has a higher electrical resistance, but also a lower electromigration resistance than other metals, such as silver. High electrical resistance wastes power, and low electromigration resistance means that, at certain electric current levels, the aluminum readily diffuses, or migrates, into neighboring structures, eventually thinning or breaking the wires and thus undermining reliability of integrated circuits.
Moreover, although silver has a 40-percent lower electrical resistivity and at least 100-percent higher electromigration resistance than aluminum, conventional interconnection techniques are impractical for making silver interconnects. In a particular, silver, a noble metal, is immune to most etchants. In fact, attempts to selectively etch a layer of silver covered with an etch-resistant mask usually dissolve the mask, not the silver. Thus, conventional etch-based techniques are wholly inadequate to form silver interconnects.
Thirdly, in addition to being time-consuming because of the trench-digging step and ineffective with more desirable metals such as silver, conventional techniques place aluminum wires in relatively high-capacitance insulators, typically solid silicon oxide. High capacitance slows the response of integrated circuits to electrical signals, a great disadvantage in computers and other systems including the integrated circuits.
Accordingly, there is not only a need for new interconnection methods that eliminate the trench-digging step, but also methods that yield less-resistive, less-capacitive, and more-reliable silver-based interconnects for faster and more-efficient integrated circuits.
SUMMARY OF THE INVENTION
To address these and other needs, the present invention provides a new method of making coplanar silver and insulative structures for an integrated circuit. Specifically, one embodiment of the method entails forming a first layer that includes silicon and germanium, and then oxidizing a region of the first layer to define an oxidized region and a non-oxidized region. After oxidation, the method reacts silver with the non-oxidized region. The reaction substitutes, or replaces, the non-oxidized region with silver to form a silver structure flush or coplanar with the first layer. Another step removes germanium oxide from the oxidized region to surround the silver structure in a porous insulative member which reduces capacitance.
Thus, the method of the present invention yields a self-planarizing silver structure that not only eliminates the time-consuming, trench-digging step of conventional methods, but also places the low-resistance, highly-reliable silver structure within a capacitance-reducing insulation that allows faster, more-efficient integrated circuits.
REFERENCES:
patent: 3571674 (1971-03-01), Yu et al.
patent: 3932226 (1976-01-01), Klatskin et al.
patent: 4157269 (1979-06-01), Ning et al.
patent: 4169000 (1979-09-01), Riseman
patent: 4234357 (1980-11-01), Scheppele
patent: 4252582 (1981-02-01), Anantha et al.
patent: 4442449 (1984-04-01), Lehrer et al.
patent: 4470852 (1984-09-01), Ellsworth et al.
patent: 4483726 (1984-11-01), Isaac et al.
patent: 4507673 (1985-03-01), Aoyama et al.
patent: 4507847 (1985-04-01), Sullivan
patent: 4651409 (1987-03-01), Ellsworth et al.
patent: 4670297 (1987-06-01), Lee et al.
patent: 4702941 (1987-10-01), Mitchell et al.
patent: 4800177 (1989-01-01), Nakamae
patent: 4855252 (1989-08-01), Peterman
patent: 4857481 (1989-08-01), Tam et al.
patent: 4893273 (1990-01-01), Usami
patent: 4959705 (1990-09-01), Lemnios
patent: 5010039 (1991-04-01), Ku et al.
patent: 5040049 (1991-08-01), Raaijmakers
patent: 5051805 (1991-09-01), Custode
patent: 5111430 (1992-05-01), Morie
patent: 5148260 (1992-09-01), Inoue et al.
patent: 5158986 (1992-10-01), Cha et al.
patent: 5187560 (1993-02-01), Yoshida et al.
patent: 5241193 (1993-08-01), Pfiester et al.
patent: 5260593 (1993-11-01), Lee
patent: 5268315 (1993-12-01), Prasad et al.
patent: 5280188 (1994-01-01), Iwasaki
patent: 5293560 (1994-03-01), Harari
patent: 5308440 (1994-05-01), Chino et al.
patent: 5317535 (1994-05-01), Talreja et al.
patent: 5324684 (1994-06-01), Kermani et al.
patent: 5334356 (1994-08-01), Baldwin et al.
patent: 5341016 (1994-08-01), Prall et al.
patent: 5369040 (1994-11-01), Halvis et al.
patent: 5371035 (1994-12-01), Pfiester et al.
patent: 5388069 (1995-02-01), Kokubo
patent: 5391911 (1995-02-01), Beyer et al.
patent: 5424993 (1995-06-01), Lee et al.
patent: 5436496 (1995-07-01), Jerome et al.
patent: 5438544 (1995-08-01), Makino
patent: 5442226 (1995-08-01), Maeda et al.
patent: 5449941 (1995-09-01), Yamazaki et al.
patent: 5454928 (1995-10-01), Rogers et al.
patent: 5458702 (1995-10-01), Ono et al.
patent: 5465249 (1995-11-01), Cooper et al.
patent: 5467306 (1995-11-01), Kaya et al.
patent: 5470801 (1995-11-01), Kapoor et al.
patent: 5477485 (1995-12-01), Bergemont et al.
patent: 5493140 (1996-02-01), Iguchi
patent: 5501645 (1996-03-01), Taniguchi et al.
patent: 5508543 (1996-04-01), Hartstein et al.
patent: 5510645 (1996-04-01), Fitch et al.
patent: 5512785 (1996-04-01), Haver et al.
patent: 5516724 (1996-05-01), Ast et al.
patent: 5516745 (1996-05-01), Friesen et al.
patent: 5530581 (1996-06-01), Cogan
patent: 5539227 (1996-07-01), Nakano
patent: 5541124 (1996-07-01), Miwa et al.
patent: 5563448 (1996-10-01), Lee et al.
patent: 5580380 (1996-12-01), Liu et al.
patent: 5593921 (1997-01-01), Chen et al.
patent: 5639979 (1997-06-01), Chen et al.
patent: 5643806 (1997-07-01), Miwa et al.
patent: 5648280 (1997-07-01), Kato
patent: 5670790 (1997-09-01), Katoh et al.
patent: 5698890 (1997-12-01), Sato
patent: 5705425 (1998-01-01), Miura et al.
patent: 5710454 (1998-01-01), Wu
patent
Ahn Kie Y.
Farrar Paul A.
Forbes Leonard
Cruz Lourdes
Jackson Jerome
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Methods and structures for silver interconnections in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and structures for silver interconnections in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and structures for silver interconnections in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3071066