Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
2004-09-28
2009-08-25
Britt, Cynthia (Department: 2117)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S726000, C702S185000
Reexamination Certificate
active
07581150
ABSTRACT:
The present invention is directed to a method for debugging scan testing failures of integrated circuits. The method includes identifying good and bad scan paths among a set of scan paths. A scan path is bad if it is not producing any output. A scan path is good if it is producing a correct output. A clock set is generated for each scan path. The clock set includes all clock elements whose outputs impact the scan path. A union of the scan path clock sets for the bad scan paths is created. Good clock elements are removed from the union. A clock element is presumed to be good if it is associated with a good scan path. Clock elements remaining within the union of clock sets for the bad scan paths are analyzed to determine the source of errors. In one embodiment, multiple input clock elements in all bad scan paths are analyzed first, followed by analysis of single input clock elements in all bad scan paths and followed by analysis of any other clock elements in any of the bad scan paths. In an alternative embodiment, failure probabilities are associated with clock elements to prioritize analysis and debugging.
REFERENCES:
patent: 4493077 (1985-01-01), Agrawal et al.
patent: 4727545 (1988-02-01), Glackemeyer et al.
patent: 5210486 (1993-05-01), Wilson et al.
patent: 5235600 (1993-08-01), Edwards
patent: 5278842 (1994-01-01), Berry et al.
patent: 5386423 (1995-01-01), Koo et al.
patent: 5491700 (1996-02-01), Wright et al.
patent: 5515384 (1996-05-01), Horton, III
patent: 5541940 (1996-07-01), Akita
patent: 5621651 (1997-04-01), Swoboda
patent: 5663967 (1997-09-01), Lindberg et al.
patent: 5812562 (1998-09-01), Baeg
patent: 5859442 (1999-01-01), Manning
patent: 5905855 (1999-05-01), Klaiber et al.
patent: 5909451 (1999-06-01), Lach et al.
patent: 6199182 (2001-03-01), Whetsel
patent: 6260166 (2001-07-01), Bhavsar et al.
patent: 6378093 (2002-04-01), Whetsel
patent: 6452435 (2002-09-01), Skergan et al.
patent: 6539497 (2003-03-01), Swoboda et al.
patent: 6646460 (2003-11-01), Whetsel
patent: 6760866 (2004-07-01), Swoboda et al.
patent: 6763485 (2004-07-01), Whetsel
patent: 6861867 (2005-03-01), West et al.
patent: 6915494 (2005-07-01), Shigeta
patent: 6978416 (2005-12-01), Widmer
patent: 6999386 (2006-02-01), Sugimoto et al.
patent: 7055172 (2006-05-01), Griswold
patent: 7239978 (2007-07-01), Cheng et al.
patent: 2003/0208710 (2003-11-01), Martin-de-Nicolas et al.
patent: 2004/0123222 (2004-06-01), Widmer
U.S. Appl. No. 10/806,093, entitled “Methods for Debugging Scan Testing Failures of Integrated Circuits,” filed Mar. 23, 2004.
Office Action for U.S. Appl. No. 10/806,093, dated Apr. 18, 2006 17 pages.
Office Action for U.S. Appl. No. 10/806,093, dated Oct. 19, 2006, 18 pages.
Office Action for U.S. Appl. No. 10/806,093, May 16, 2007, 14 pages.
Britt Cynthia
Broadcom Corporation
Nguyen Steve
Sterne Kessler Goldstein & Fox P.L.L.C.
LandOfFree
Methods and computer program products for debugging... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and computer program products for debugging..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and computer program products for debugging... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4134394