Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reexamination Certificate
2007-12-11
2007-12-11
Chan, Eddie (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
Reexamination Certificate
active
10402057
ABSTRACT:
A performance monitor is realized from programmable logic on the same integrated circuit as a processor. A user may use a programming and analysis tool to select a performance monitor soft core and to program it into the integrated circuit. The performance monitor is used to debug and/or monitor operation of the processor. After the debugging and/or performance monitoring, the portion of the programmable logic used to realize the performance monitor can be reconfigured and used to realize another portion of the user-specific circuit. Because the portion of the integrated circuit used to realize the performance monitor can be later used in the user-specific design, the cost of having to provide a no-longer-desired performance monitor in each integrated circuit used in the user's design is avoided. Because the performance monitor is realized from programmable logic, the performance monitor is more flexible than a conventional hardwired configurable performance monitor.
REFERENCES:
patent: 5321828 (1994-06-01), Phillips et al.
patent: 5581482 (1996-12-01), Wiedenman et al.
patent: 5835702 (1998-11-01), Levine et al.
patent: 5867644 (1999-02-01), Ranson et al.
patent: 5874834 (1999-02-01), New
patent: 5968188 (1999-10-01), Rana
patent: 6115763 (2000-09-01), Douskey et al.
patent: 6182247 (2001-01-01), Herrmann et al.
patent: 6272451 (2001-08-01), Mason et al.
patent: 6351724 (2002-02-01), Klassen et al.
patent: 2003/0163298 (2003-08-01), Odom et al.
Haynes et al. “A Reconfigurable Multiplier Array For Video Image Processing Tasks, Suitable For Embedding In An FPGA Structure”. IEEE Symposium on FPGAs for Custom Computer Machines, Napa, California, 1998.
Jesse H. Jenkins, IV, et al., “Control Overhead-A Performance Metric for Evaluating Control-Unit Designs,” IEEE Transactions On Computers, Apr. 1980, pp. 300-307, vol. c-29, No. 4, available from Lawrence Livermore Laboratory, University of California, Livermore, CA 94550.
Chan Eddie
Fennema Robert E.
King John J.
Wallace T. Lester
Xilinx , Inc.
LandOfFree
Methods and circuits for realizing a performance monitor for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and circuits for realizing a performance monitor for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and circuits for realizing a performance monitor for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3870267