Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-06-12
2007-06-12
Siek, Vuthe (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
10731566
ABSTRACT:
Disclosed are novel methods and apparatus for transforming sequential logic designs into equivalent combinational logic. In an embodiment of the present invention, a design method for transforming sequential logic designs into equivalent combinational logic is disclosed. The design method includes: simulating each stage of a clocking sequence to produce simulation values; saving the simulation values; and performing a plurality of backward logic traces based on the saved simulation values to provide an equivalent combinational logic representation of a sequential logic design.
REFERENCES:
patent: 5590135 (1996-12-01), Abramovici et al.
patent: 5592655 (1997-01-01), Takamine et al.
patent: 5625630 (1997-04-01), Abramovici et al.
patent: 5878055 (1999-03-01), Allen
patent: 6530063 (2003-03-01), Andreev et al.
patent: 6560758 (2003-05-01), Jain
patent: 6564358 (2003-05-01), Moondanos et al.
patent: 6665844 (2003-12-01), Stanion
patent: 6883115 (2005-04-01), Sanada
patent: 6885983 (2005-04-01), Ho et al.
patent: 6957403 (2005-10-01), Wang et al.
patent: 2002/0112209 (2002-08-01), Abramovici et al.
patent: 2003/0154433 (2003-08-01), Wang et al.
Girard et al., “A Trace-Based Method for Delay Fault Diagnosis in Synchronous Sequential Circuits,” IEEE, 1995, pp. 526-532.
Ranjan et al., “Using Combinational Verification for Sequential Circuits,” IEEE, Jan. 1999, pp. 1-7.
Kelsey, Todd; An efficient algorithm for sequential circuit test generation; IEEE Transactions on Computers; 42(1993) Nov., No. 11, New York.
Schulz, Michael & Auth, Elisabeth; Essential: An efficient self- learning test pattern generation algorithm for sequential circuits; 1989 International Test Conference; Institute of Computer Aided Design, Department of Electrical Engineering Technical University of Munich, D-8000 Munich 2, West Germany.
Melvin A. Breuer, Arthur D. Friedman, Diagnosis & Reliable Design Of Digital Systems, Chapters 2 and 3, pp. 25-173, 1976.
Aghevi Ramin
Alford William E.
Cadence Design Systems Inc.
Orion Law Group, PLC
Siek Vuthe
LandOfFree
Methods and apparatus for transforming sequential logic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for transforming sequential logic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for transforming sequential logic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3816779