Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital logic testing
Reexamination Certificate
1998-12-03
2001-02-06
Chung, Phung M. (Department: 2784)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital logic testing
C714S724000, C714S707000
Reexamination Certificate
active
06185711
ABSTRACT:
BACKGROUND OF THE INVENTION
A. Field of the Invention
This invention generally relates to circuit testing, and, more particularly, to methods and apparatus for synchronizing asynchronous test structures and eliminating clock skew considerations.
B. Description of the Related Art
Advances in technology, such as complex integrated circuits (ICs) that use surface mount technology, have made traditional in-circuit testing methods extremely difficult. One approach for testing complex ICs is by using the Joint Test Action Group (JTAG) standard, which was developed by an international group of electronic manufacturers. This standard has been adopted by the Institute of Electrical and Electronic Engineers (IEEE) as IEEE Standard 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture (the “IEEE standard”), the contents of which are hereby incorporated by reference.
The JTAG standard is frequently used for boundary scan testing, which allows testing based on an IC's inputs and outputs. The JTAG standard, however, may also be used to test the core logic of an IC. Typically, this is done by serially connecting the core logic's storage elements to form a scan path. Using a JTAG controller in conjunction with this scan path, one can input or output data contained in the storage elements in a fashion similar to that of a shift register. These procedures are frequently called scanning information into or out of the storage elements.
One problem with using the JTAG standard for testing core logic, however, is that the JTAG standard is invasive. Because data is entered or outputted serially from one storage element to another, the data originally contained in those storage elements is altered in the process.
One approach for overcoming this problem is to employ a series of secondary storage elements that duplicate, or take a “snapshot” of, the information in the core logic's primary storage elements. These secondary storage elements may then be connected together to form a separate, independently-addressable scan path (the secondary scan path). The information contained in the primary storage elements can then be scanned out via the secondary scan path without altering the primary storage elements. This secondary scan system allows an IC to remain operational while a snapshot of the core logic information is scanned out.
For this system to comply with the JTAG standard, the secondary storage elements in the secondary scan path must be driven based on an external clock signal, referred herein as TCK. This creates two significant problems. First, the core logic's primary storage elements are driven by a system clock that is not synchronized with the TCK and that typically operates at a much higher speed than does the TCK. If the two clock signals are not synchronized, the secondary scan system will not work and there is a chance that the IC may be damaged. Second, the TCK signal is not skew-controlled, which could result in races and metastability between the secondary storage elements. Although it may be possible to create a skew-controlled clock grid for the TCK signal, doing so would be difficult and expensive.
There exists, therefore, a need to synchronize an external clock signal (such as the TCK signal) used to drive secondary storage elements with the system clock signal used by an IC's primary storage elements, and to control skewing of the external clock signal.
SUMMARY OF THE INVENTION
In accordance with the present invention, as embodied and broadly described herein, a method of driving a storage element based on unsynchronized external signals that are not skew-controlled, in an environment having a synchronized, skew-controlled system clock signal, comprises receiving an external clock-enable signal. This signal is synchronized to the system clock signal and transmitted to the clock-enable input of the storage element. Meanwhile, the system clock signal is received at a clock input of the storage element.
In accordance with the invention, an apparatus for driving an edge-triggered storage element based on unsynchronized external signals that are not skew-controlled, in an environment having a synchronized, skew-controlled system clock signal, comprises a synchronizing circuit and an edge-triggered storage element. The synchronizing circuit has a first input connected to an external clock-enable signal, a second input connected to the system clock signal, and an output. The edge-triggered storage element has a clock-enable input connected to the output of the synchronizing circuit, a clock input connected to the system clock signal, and an output.
In accordance with the invention, a system for driving an edge-triggered secondary storage element based on unsynchronized external signals that are not skew-controlled, in an environment having a synchronized, skew-controlled system clock signal comprises a primary storage element, an edge-triggered secondary storage element, and a synchronizing circuit. The primary storage element stores data and has an output. The edge-triggered secondary storage element has an input connected to the output of the primary storage element, a clock input connected to the system clock, and a clock-enable input. The synchronizing circuit has a first input connected to an external clock-enable signal, a second input connected to the system clock signal, and an output connected to the clock-enable input of the edge-triggered secondary storage element.
It is to be understood that both the foregoing general description and following detailed description are intended only to exemplify and explain the invention as claimed.
REFERENCES:
patent: 5381420 (1995-01-01), Henry
patent: 5434804 (1995-07-01), Bock et al.
patent: 5444667 (1995-08-01), Obara
patent: 5524098 (1996-06-01), Holland et al.
patent: 5617367 (1997-04-01), Holland et al.
patent: 5717702 (1998-02-01), Stokes et al.
patent: 5898331 (1999-04-01), Fujita
patent: 5898702 (1999-04-01), Narayanan et al.
patent: 6075749 (2000-06-01), Isa
Greenley Dale
Leung Arthur T.
Chung Phung M.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Sun Microsystems Inc.
LandOfFree
Methods and apparatus for synchronizing asynchronous test... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for synchronizing asynchronous test..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for synchronizing asynchronous test... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2596964