Static information storage and retrieval – Read/write circuit – Having particular data buffer or latch
Patent
1999-01-04
2000-05-09
Fears, Terrell W.
Static information storage and retrieval
Read/write circuit
Having particular data buffer or latch
365241, G11C 700
Patent
active
060612746
ABSTRACT:
A computer storage system includes an array of storage devices, a system cache memory, one or more back end directors for controlling data transfer between the storage devices and the system cache memory, and one or more front end directors for controlling data transfer between the system cache memory and a host computer. Each director includes a processor and a message interface for controlling high speed message transfer between the processors in the directors. The message interfaces in the directors may be interconnected in a closed-loop configuration. Each message interface may include a transmit/receive circuit for transferring messages to and from other directors, a message memory for storing outgoing messages and incoming messages, and a message controller for controlling transfer of messages between the processor and the message memory and between the message memory and the transmit/receive circuit.
REFERENCES:
patent: 5119240 (1992-06-01), Raymond
Shulman Michael
Thibault Robert A.
EMC Corporation
Fears Terrell W.
LandOfFree
Methods and apparatus for message transfer in computer storage s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for message transfer in computer storage s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for message transfer in computer storage s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1071526