Methods and apparatus for extending a phase on an interconnect

Details Methods and apparatus for extending a phase on an interconnect Methods and apparatus for extending a phase on an interconnect

2006-05-09

2006-05-09

Elamin, A. (Department: 2116)

Electrical computers and digital processing systems: support

Clock, pulse, or timing signal generation or analysis

Correction for skew, phase, or rate

C713S500000, C713S501000, C713S502000, C713S400000, C713S401000, C710S305000, C710S307000

Reexamination Certificate

active

07043656

ABSTRACT:
Interconnect logic performs a transaction on an interconnect. The transaction may include multiple phases and the interconnect logic may include a counter state machine coupled to an interconnect state machine. The counter state machine may assert a signal to the interconnect state machine that may cause the interconnect state machine to prolong one or more phases of the transaction.

REFERENCES:
patent: 4908749 (1990-03-01), Marshall et al.
patent: 5353423 (1994-10-01), Hamid et al.
patent: 5796977 (1998-08-01), Sarangdhar et al.
patent: 6449677 (2002-09-01), Olarig et al.
D. Riley, A PCI-X 2.0 Multi-Drop Alternative, Mar. 30, 2002, Compaq Inspiration Technology (10 p.).
PCI-X Protocol Addendum to the PCI Local Bus Specification Revision 2.0, Jul. 29, 2002 (50 p.).

Affiliated with

Also associated with

Rating

Methods and apparatus for extending a phase on an interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for extending a phase on an interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for extending a phase on an interconnect will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3623582