Methods and apparatus for error injection

Details Methods and apparatus for error injection Methods and apparatus for error injection

2006-02-01

2010-02-23

Chung, Phung M (Department: 2117)

Error detection/correction and fault detection/recovery

Pulse or data error handling

Digital logic testing

C714S041000

Reexamination Certificate

active

07669095

ABSTRACT:
In a first aspect, a first method of injecting one or more errors in data flowing into or out of a chip is provided. The first method includes the steps of (1) generating an error injection pattern indicating one or more bits of data on which a pseudo-random error is to be inserted; and (2) generating an error injection trigger indicating when the pseudo-random error is to be inserted. Numerous other aspects are provided.

REFERENCES:
patent: 5001712 (1991-03-01), Splett et al.
patent: 5072447 (1991-12-01), Perloff et al.
patent: 5872910 (1999-02-01), Kuslak et al.
patent: 6233073 (2001-05-01), Bowers et al.
patent: 6457147 (2002-09-01), Williams
patent: 6751756 (2004-06-01), Hartnett et al.
patent: 6799287 (2004-09-01), Sharma et al.
patent: 6971048 (2005-11-01), Hanson et al.
patent: 7020803 (2006-03-01), Wolin et al.
patent: 2004/0034820 (2004-02-01), Soltis et al.

Affiliated with

Also associated with

Rating

Methods and apparatus for error injection does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Methods and apparatus for error injection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for error injection will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4154069