Electrical computers and digital processing systems: processing – Processing control – Specialized instruction processing in support of testing,...
Reissue Patent
2004-05-18
2008-09-16
Kim, Kenneth S (Department: 2111)
Electrical computers and digital processing systems: processing
Processing control
Specialized instruction processing in support of testing,...
C341S055000, C707S793000, C712S200000, C717S136000
Reissue Patent
active
RE040509
ABSTRACT:
An improved manifold array (ManArray) architecture addresses the problem of configurable application-spacific instruction set optimization and instruction memory reduction using an instruction abbreviation process thereby further optimizing the general ManArray architecture for application to high-volume and portablke battery-powered type of products.In the ManArray abbreviation process a standard 32-bit ManArray instruction is reduced to a smaller length instruction format, such as 14-bits. An application is first programmed using the full ManArray instruction set using the native 32-bit instructions. After the application program is completed and verified, an instruction-abbreviation tool analyzes the 32-bit application program and generates the abbreviated program using the abbreviated instructions. This instruction abbreviation process allows different program-reduction optimizations tailored for each application program. This process develops an optimized instruction set for the intended application. The abbreviated program, now located in a significantly smaller instruction memory, is functionally equivalent to the original native 32-bit application program. The abbreviated-instructions are fetched from this smaller memory and then dynamically translated into native ManArray instruction form in a sequence processor controller. Since the instruction set is now determined for the specific application. an optimized processor design can be easily produced. The system and process can be applied to native instructions having other numbers of bits and to other processing architectures.
REFERENCES:
patent: 4722050 (1988-01-01), Lee et al.
patent: 4965771 (1990-10-01), Morikawa et al.
patent: 5632028 (1997-05-01), Thusoo et al.
patent: 5784585 (1998-07-01), Denman
patent: 5790874 (1998-08-01), Takano et al.
patent: 5819058 (1998-10-01), Miller et al.
patent: 5835746 (1998-11-01), Girardeau, Jr. et al.
patent: 5896519 (1999-04-01), Worrell
patent: 5898883 (1999-04-01), Fujii et al.
patent: 5909587 (1999-06-01), Tran
patent: 6044450 (2000-03-01), Tsushima et al.
patent: 6049862 (2000-04-01), Bauer et al.
patent: 6101592 (2000-08-01), Pechanek et al.
patent: 6199126 (2001-03-01), Auerbach et al.
patent: 6317867 (2001-11-01), Elnozahy
patent: 6801995 (2004-10-01), Alidina et al.
patent: 0-820006 (1997-07-01), None
patent: 09-265397 (1997-10-01), None
Kurak, Jr. Charles W.
Larsen Larry D.
Pechanek Gerald George
Altera Corporation
Kim Kenneth S
Priest & Goldstein PLLC
LandOfFree
Methods and apparatus for abbreviated instruction sets... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Methods and apparatus for abbreviated instruction sets..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Methods and apparatus for abbreviated instruction sets... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3977982