Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2002-08-20
2003-04-08
Booth, Richard (Department: 2812)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S267000
Reexamination Certificate
active
06544848
ABSTRACT:
BACKGROUND OF THE INVENTION
(1) Field of the Invention
The invention relates to a method of fabricating semiconductor memory devices employing floating gates, and more particularly, to a method of fabricating memory devices employing floating gates having enhanced electron tunneling during erase.
(2) Description of the Prior Art
One class of semiconductor memory devices employs floating gates; that is, gates which are completely surrounded by an insulating layer, such as a silicon oxide. The presence or absence of charge in the floating gates represents binary information. These are called electrically programmable read only memories (EPROM). EEPROMS are erasable electrically programmable read only memories. A tunneling oxide, necessary for the erase function of the cell, is situated below the floating gate of the memory cell. Some current EEPROM devices employ a sharp polysilicon tip on the floating gate to enhance electron tunneling from the floating gate during erase, thus achieving more efficient erase characteristics.
U.S. Pat. No. 6,242,308 to Hsieh et al, U.S. Pat. No. 6,204,126 to Hsieh et al, and U.S. Pat. No. 6,117,733 to Sung et al use oxidation to form a sharp tip in the adjacent polysilicon gate. U.S. Pat. No. 5,963,806 to Sung et al undercuts the dielectric underlying the floating gate. A second polysilicon layer overlying one side of the floating gate forms a sharp tip in the undercut area. U.S. Pat. No. 6,090,668 to Lin et al uses a high pressure etching to form a slope in a polysilicon layer. A dielectric layer fills the sloping recess in the polysilicon. After patterning, the sharp edge of the slope forms a polysilicon sharp tip.
SUMMARY OF THE INVENTION
A principal object of the present invention is to provide an effective and very manufacturable method of forming a sharp tip on a floating gate in the fabrication of integrated circuits.
Another object of the present invention is to provide an effective and very manufacturable method of forming a sharp tip on a floating gate in the fabrication of an EEPROM memory cell.
A further object of the invention is to provide a method of forming a sharp polysilicon tip on a floating gate using small polysilicon spacers.
Yet another object is to provide a method for forming an asymmetrical sharp poly tip using small polysilicon spacers.
In accordance with the objects of this invention a new method of forming a sharp tip on a floating gate in the fabrication of a EEPROM memory cell is achieved. A first gate dielectric layer is provided on a substrate. A second gate dielectric layer is deposited overlying the first gate dielectric layer. A control/floating gate stack is formed overlying the second gate dielectric layer. One sidewall portion of the gate stack is covered with a mask. The second gate dielectric layer not covered by the mask is etched away whereby an undercut of the floating gate is formed in the second gate dielectric layer. The mask is removed. Polysilicon spacers are formed on sidewalls of the floating gate wherein one of the polysilicon spacers fills the undercut thereby forming a sharp polysilicon tip to improve the erase efficiency of the memory cell.
REFERENCES:
patent: 5963806 (1999-10-01), Sung et al.
patent: 6090668 (2000-07-01), Lin et al.
patent: 6117733 (2000-09-01), Sung et al.
patent: 6204126 (2001-03-01), Hsieh et al.
patent: 6242308 (2001-06-01), Hsieh et al.
patent: 6429075 (2002-08-01), Yeh et al.
patent: 6495420 (2002-12-01), Tseng
Ang Chew Hoe
Cha Randall
Lim Eng Hua
Quek Elgin
Yen Daniel
Booth Richard
Chartered Semiconductor Manufacturing Ltd.
Pike Rosemary L.S.
Saile George O.
LandOfFree
Method to form an asymmetrical non-volatile memory device... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to form an asymmetrical non-volatile memory device..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form an asymmetrical non-volatile memory device... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3013813