Method to form a buried implanted plate for DRAM trench storage

Details Method to form a buried implanted plate for DRAM trench storage Method to form a buried implanted plate for DRAM trench storage

1995-12-27

1999-06-01

Bowers, Charles

Semiconductor device manufacturing: process

Making field effect device having pair of active regions...

Having insulated gate

438171, 438238, 438386, H01L 21331

Patent

active

059083107

ABSTRACT:
A buried plate particularly suitable for formation of a common plate of a plurality of trench capacitors, such as are employed in dynamic random access memories, is formed by implantation of impurities in one or more regions of a wafer or semiconductor layer, epitaxially growing a layer of semiconductor material over the implanted regions and diffusing the implanted impurities into the wafer or semiconductor layer and into the epitaxial layer. Diffusion from such a source avoids process complexity compared with provision of diffusion sources within capacitor trenches and further provides an impurity concentration profile which varies with depth within the resulting body of semiconductor material, resulting in a well-defined boundary of the buried plate and an isolation region both above and below the buried plate. The structure allows biasing of the buried plate as desired, such as for reducing electrical stress on the capacitor dielectric to allow reduction in thickness thereof and reduction of area required for the trench capacitor.

REFERENCES:
patent: 4688063 (1987-08-01), Lu et al.
patent: 4792834 (1988-12-01), Uchida
patent: 4794434 (1988-12-01), Pelley, III
patent: 4801988 (1989-01-01), Kenney
patent: 4829017 (1989-05-01), Malhi
patent: 4873560 (1989-10-01), Sunami et al.
patent: 4920389 (1990-04-01), Itoh
patent: 5006909 (1991-04-01), Kosa
patent: 5250829 (1993-10-01), Bronner et al.
patent: 5264716 (1993-11-01), Kenney
patent: 5384474 (1995-01-01), Park et al.
patent: 5405790 (1995-04-01), Rahim et al.
patent: 5476800 (1995-12-01), Burton et al.
patent: 5571743 (1996-11-01), Henkels et al.
Wolf, Silicon Processing for the VLSI Era, vol. 2: Process Integration, pp. 482-491, 538-551, 604-609, no month 1990.
S.A. Abbas, IBM Tech. Discl. Bulletin, 18(10)(1976)3300 "MOSFET memory cell suing junction capacitance" Mar. 1976.
D. Kenney et al., Symp. VLSI Technol. 1992, pp. 14-15 "A Buried-Plate Trench Cell for a 64-mb DRAM" , no month 1992.
S. Wolf et al. "Silicon Processing for the VLSI Era" vol. 1, p. 282, no month 1986.
S. Wolf "Silicon Processing for the VLSI Era" vol. 2, pp. 482-491, 538-551, 604-609, no month 1990.
"New Well Structure For Deep Sun-.mu.m CMOS/BiCMOS Using Thin Epitaxy Over Buried Layer and Trench Isolation"; Y. Okazaki et al.; NTT LSI Laboratories; 1990 Symposium on VLSI Technology; 1990 IEEE; pp. 83-84, (no month).
"A 45-ns 16-Mbit DRAM with Triple-Well Structure"; Syuso Fujii et al., IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989; pp. 1170-1175.

Affiliated with

Also associated with

Rating

Method to form a buried implanted plate for DRAM trench storage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method to form a buried implanted plate for DRAM trench storage , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to form a buried implanted plate for DRAM trench storage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-951291