Semiconductor device manufacturing: process – Making field effect device having pair of active regions... – Having insulated gate
Reexamination Certificate
2007-09-25
2007-09-25
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Making field effect device having pair of active regions...
Having insulated gate
C438S149000
Reexamination Certificate
active
10965992
ABSTRACT:
A method of forming a silicon-on-insulator (SOI) metal oxide semiconductor field effect transistor (MOSFET) device is provided in which an implanted back-gate is formed into a Si-containing layer of an SOI wafer. The implanted back-gate thus formed is capable of controlling the threshold voltage of a polysilicon-containing front-gate which is formed over a portion of the implanted back-gate region. The implanted back-gate functions as a dynamic threshold voltage control system in the SOI MOSFET device because it is suitable for use during circuit/system active periods and during circuit/system idle periods.
REFERENCES:
patent: 6204138 (2001-03-01), Krishnan et al.
patent: 6391695 (2002-05-01), Yu
patent: 6469390 (2002-10-01), Chang et al.
patent: 6525378 (2003-02-01), Riccobene
patent: 2002/0072155 (2002-06-01), Liu et al.
patent: 2002/0140033 (2002-10-01), Bae et al.
patent: 2003/0170990 (2003-09-01), Sakaguchi et al.
Dennard Robert H.
Haensch Wilfried E.
Hanafi Hussein I.
International Business Machines - Corporation
Perkins Pamela E
Scully Scott Murphy & Presser, PC
Tuchman, Esq. Ido
Wilczewski M.
LandOfFree
Method to control device threshold of SOI MOSFET's does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method to control device threshold of SOI MOSFET's, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to control device threshold of SOI MOSFET's will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3725897