Electrical computers and digital processing systems: support – Synchronization of clock or timing signals – data – or pulses – Using delay
Reexamination Certificate
2008-05-20
2008-05-20
Trujillo, James K (Department: 2116)
Electrical computers and digital processing systems: support
Synchronization of clock or timing signals, data, or pulses
Using delay
C713S400000, C713S503000, C713S601000
Reexamination Certificate
active
07376857
ABSTRACT:
An improved technique and associated apparatus for timing calibration of a logic device is provided. A calibration test pattern is transferred to a logic device first at a data rate slower than normal operating speed to ensure correct capture of the pattern at the device to be calibrated. Once the pattern is correctly captured and stored, the test pattern is transmitted to the logic device at the normal operating data rate to perform timing calibration. The improved technique and apparatus permits the use of any pattern of bits as a calibration test pattern, programmable by the user or using easily-interchangeable hardware.
REFERENCES:
patent: 5841580 (1998-11-01), Farmwald et al.
patent: 5917760 (1999-06-01), Millar
patent: 5935257 (1999-08-01), Nishimura
patent: 5953263 (1999-09-01), Farmwald et al.
patent: 6016282 (2000-01-01), Keeth
patent: 6028898 (2000-02-01), Sparks et al.
patent: 6035365 (2000-03-01), Farmwald et al.
patent: 6038195 (2000-03-01), Farmwald et al.
patent: 6067592 (2000-05-01), Farmwald et al.
patent: 6101152 (2000-08-01), Farmwald et al.
patent: 6292116 (2001-09-01), Wang et al.
patent: 6374361 (2002-04-01), Lee et al.
patent: 6418537 (2002-07-01), Yang et al.
patent: 6434081 (2002-08-01), Johnson et al.
patent: 6606041 (2003-08-01), Johnson et al.
patent: 6622103 (2003-09-01), Miller
patent: 6691214 (2004-02-01), Li et al.
patent: 6748549 (2004-06-01), Chao et al.
Gillingham, “SLDRAM Architectural and Functional Overview”, SLDRAM Consortium, Aug. 29, 1997, pp. 1-14.
Jeddeloh Joseph M.
Lee Terry R.
Ryan Kevin J.
Dickstein & Shapiro LLP
Micro)n Technology, Inc.
Trujillo James K
LandOfFree
Method of timing calibration using slower data rate pattern does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Method of timing calibration using slower data rate pattern, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of timing calibration using slower data rate pattern will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2771535