Method of testing for SRAM pull-down transistor sub-threshold le

Static information storage and retrieval – Read/write circuit – Testing

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

365154, G11C 700

Patent

active

059369027

ABSTRACT:
A method of testing for SRAM pull-down transistor sub-threshold leakage is disclosed. The method according to the present invention can detect the problem of changes in store state resulting form sub-threshold leakage current flow through the parasitic resistor in SRAM, and therefore provides an advantageous way for the manufacturer to eliminate the defective products and thereby improve the reliability of SRAM.

REFERENCES:
patent: 5568435 (1996-10-01), Marr

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Method of testing for SRAM pull-down transistor sub-threshold le does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Method of testing for SRAM pull-down transistor sub-threshold le, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method of testing for SRAM pull-down transistor sub-threshold le will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1126549

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.